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ABSTRACT
Layout Optimization in Ultra Deep Submicron VLSI Design. (May 2006)
Di Wu, B.E., Beijing University of Posts and Telecommunications;
M.S., East Carolina University
CoChairs of Advisory Committee: Dr. Rabi N. Mahapatra
Dr. Jiang Hu
As fabrication technology keeps advancing, many deep submicron (DSM) effects have be-
come increasingly evident and can no longer be ignored in Very Large Scale Integration
(VLSI) design. In this dissertation, we study several deep submicron problems (eg. cou-
pling capacitance, antenna effect and delay variation) and propose optimization techniques
to mitigate these DSM effects in the place-and-route stage of VLSI physical design.
The place-and-route stage of physical design can be further divided into several steps:
(1) Placement, (2) Global routing, (3) Layer assignment, (4) Track assignment, and (5) De-
tailed routing. Among them, layer/track assignment assigns major trunks of wire segments
to specic layers/tracks in order to guide the underlying detailed router. In this dissertation,
we have proposed techniques to handle coupling capacitance at the layer/track assignment
stage, antenna effect at the layer assignment, and delay variation at the ECO (Engineering
Change Order) placement stage, respectively. More specically, at layer assignment, we
have proposed an improved probabilistic model to quickly estimate the amount of coupling
capacitance for timing optimization. Antenna effects are also handled at layer assignment
through a linear-time tree partitioning algorithm. At the track assignment stage, timing is
further optimized using a graph based technique. In addition, we have proposed a novel
gate splitting methodology to reduce delay variation in the ECO placement considering
spatial correlations. Experimental results on benchmark circuits showed the effectiveness
of our approaches.
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1CHAPTER I
INTRODUCTION
A. Coupling Capacitance Mitigation and Timing Optimization at Layer and Track As-
signment
Coupling capacitance (crosstalk, capacitive coupling or cross coupling) has become one
of the most vital problems in DSM physical design because of (1) interconnect dominated
circuit delay and (2) strong coupling effects between interconnect wires. According to
ITRS roadmap [1], coupling capacitance starts to surpass wire self capacitance (including
substrate capacitance and fringing capacitance) at 0.18µm technology.
Coupling capacitance can induce two unfavored problems: (1) glitches, which intro-
duce unnecessary signal switching and power consumption. Glitches can also cause circuit
malfunction, particularly for dynamic domino circuits; (2) delays, caused by the extra ca-
pacitive load, especially when two neighboring signal nets make transitions at the same
time but at different direction. In this dissertation, we propose techniques to mitigate the
crosstalk-induced-delays. These techniques can be used for high-performance micropro-
cessor and ASIC design.
Most of the previous crosstalk-related research targets at the detailed routing stage
which is, however, limited by its routing exibility. Meanwhile, crosstalk avoidance at
the global routing still remains as a challenging problem [2] since the capacitive coupling
relies on the neighboring wires, which are difcult to determine at an early routing stage.
Between the global routing and detailed routing is the layer and track assignment - an
appealing stage to tackle crosstalk problem as neighboring information between long seg-
ments of wires can be decided at this stage. There are a number of existing works [3, 4]
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2on layer/track assignment, however, they are mainly routability-driven and cannot directly
address the delay problem caused by coupling capacitance.
Our strategy to handle crosstalk and its induced delay can be described as two steps:
(1) At layer assignment, we propose a probabilistic model to quickly calculate the estimated
capacitance coupling given number of tracks and segments in a routing region. The esti-
mated coupling is then utilized to calculate delay cost. Layer assignment is performed such
that minimum timing slack among all nets is maximized. (Antenna effect, which will be
discussed later, is handled simultaneously at this stage). The entire problem can be formu-
lated as a Mixed Integer Linear Programming (MILP) problem and we provide fast heuris-
tic to solve it effectively. (2) Track assignment assigns wire segments to routing tracks
once the layer assignment is done. Similar to the layer assignment, the objective of the
track assignment is to maximize the minimum slack considering both coupling capacitance
and wire detours. This difcult track-routing task can be converted to a well-dened Se-
quential Ordering Problem (SOP). Our SOP formulation can handle detour-induced-delay
and coupling-induced-delay simultaneously. Empty tracks are utilized automatically in the
SOP formulation to separate highly coupled signal nets.
Experiments on benchmark circuits showed the effectiveness of both the probabilistic
coupling model and our layer/track routing approach. One of the major observations from
the experiments is coupling-induced-delay must be optimized directly during layer/track
assignment, instead of merely minimizing the total amount of coupling capacitance.
B. Antenna Avoidance at Layer Assignment
Antenna effect occurs during the manufacturing process when conductors are fabricated
from the lowest layer to the highest layer. In the manufacturing process, conductors (such
as gate poly and metal), which have not been covered by a shielding layer of oxide, act
3like antenna that collect charges when exposed directly to the plasma [5]. If the conductors
(antenna) are connected only to the transistor gates, the accumulated charge in manufactur-
ing can damage the gate oxide through the Fowler-Nordheim (F-N) tunneling current. On
the other hand, if the charges can be released through a low impedance path connected to a
diffusion, gate damages can be avoided. The risk of the antenna damage to the gate oxide
is proportional to the area and perimeter length of the antenna and inversely proportional
to the area and perimeter length of the gate oxide.
Existing methods handling antenna effect include diode insertion [6] and jumper in-
sertion [7]. However, both diode and jumper insertion degrade circuit performance. In
particular, diodes introduces capacitive load and consumes routing resources. Jumper in-
sertion adds vias and occupies extra space on the top metal layer.
We propose to solve the antenna effects at layer assignment, which are directly related
to each other. A linear time optimal tree partitioning algorithm is adapted to solve the
antenna problem during layer assignment. Compare to jumper insertion, our method results
in signicant via reductions. This linear time algorithm can also be applied to existing
jumper insertion methods for better CAD tool performance.
C. Delay Variability Reduction at ECO Placement
The variability of circuit delay due to device and interconnect variations (eg. gate length,
oxide thickness, threshold voltage and interconnect width variations) has become a great
concern. Process variations can be further classied as inter-die and intra-die variations,
where intra-die variation often exhibit spatial correlations - device variations have similar
trends if placed in close proximity. A statistical timing analyzer is commonly used to nd
delay variations.
Our focus is to develop techniques to reduce delay variations. In recent literatures,
4a number of approaches have been reported to reduce circuit delay variability through re-
dundancy. In [8], cross links are inserted to a clock tree to reduce delay variations (clock
skews). The work of [9] proposed a re-synthesis technique to trade extra circuitry for delay
variation reduction. The use of redundancy can be also found in other works [10] for delay
reduction.
Inspired by all these remarkable works, we have proposed a novel gate splitting method-
ology to reduce delay variation in the ECO placement considering spatial correlations. Our
approach is integrated into the ow of an industrial place-and-route tool and tested on the
ISCAS85 circuits. The experiemental results conrmed the effectiveness of our approach.
D. Organization of the Dissertation
The rest of the dissertation is organized as follows. In Chapter II, we introduce our work
on mitigating the risk of crosstalk at layer assignment. Chapter III presents our work on
timing-driven track routing considering coupling capacitance. Chapter IV discusses our
layer assignment heuristic considering both antenna effects and coupling capacitance. In
Chapter V, we present our gate splitting work for variation tolerance. Chapter VI concludes
this dissertation and discusses future work.
5CHAPTER II
LAYER ASSIGNMENT FOR CROSSTALK RISK MINIMIZATION
Under modern VLSI technology, crosstalk noise is so severe that effort merely in detaied
routing stage is not adequate for solving the problem and it has to be considered in earlier
design stages. In this work, we propose two heuristic algorithms for crosstalk mitiga-
tion in layer assignment, which is a stage between global routing and detailed routing, so
that subsequent crosstalk avoidance in detailed routing can be more attainable. The pre-
detailed-routing crosstalk is estimated through a probabilistic model. Constraint on the
amount of vias is also considered. Experimental results on benchmark circuits conrm the
effectiveness of the proposed heuristics.
A. Introduction
When VLSI technology feature size keeps shrinking, interconnect wire width scales faster
than height and consequently wires look progressively thin and tall. Moreover, higher
degree of integration makes wires to be placed much closer to each other. This technology
trend leads to greater and greater coupling capacitance between neighboring wires. As a
result, signal switching at one net may greatly affect its neighboring wires. Such crosstalk
noise [11] may cause logical malfunction or at least extra signal propagation delay.
Since 1990s, crosstalk avoidance has been a focal point of research. Early works
mostly solve the crosstalk problem through detailed routing [1216] or wire spacing [17,
18], since crosstalk is directly determined by wire adjacency and spacing. Even though
the contributions of these works are indispensable, the freedom and effect of change in
detailed routing and wire spacing are limited. When the crosstalk problem is severely
strong, a localized optimization is not adequate any more.
A much greater exibility on crosstalk avoidance can be obtained at the global routing
6stage. However, without wire adjacency information, it is very hard to estimate crosstalk
with decent accuracy at this level. Perhaps the only crosstalk driven global routing work
is reported by Zhou and Wong [2]. In this work, a simplied trial layer/track assignment
is employed to estimate crosstalk and guide a Lagrangian relaxation based optimization.
Post global routing adjustment techniques are proposed in [19, 20]. In [19], a graph-based
technique is presented to check if certain crosstalk tolerance is satised. The work of [20]
estimated crosstalk based on expected spacing in a gridless routing. As a compromise
between diffculty and exibility, crosstalk issue is considered in crosspoint assignment [21,
22] which is a stage between global routing and detailed routing.
Layer assignment is another stage between global routing and detailed routing which
is suitable for solving crosstalk problem. There are greater exibilities on changing wire
route and thereby greater capability on mitigating crosstalk in the layer assignment stage.
Furthermore, the problem size of layer assignment is usually smaller than that of global
routing so that it is relatively easier to be handled. An optimal minimum crosstalk layer
assignment algorithm is provided in [23]. It considered only VHV channel routing and
assumed the horizontal tracks had been assigned. A combined crosstalk driven layer/track
assignment technique is proposed in [24]. However, this work did not evaluate crosstalk
quantitatively and only attempted to enforce the rule that wires of simultaneous switching
nets should not be adjacent to each other. Such formulation neglects the difference between
a short adjacency and a long adjacency. Moreover, it did not consider the option to break a
long wire into segments and assign them to different layers [25].
We propose layer assignment heuristics that can reduce crosstalk risk so that crosstalk
can be handled more effectively in subsequent detailed routing. The input to the layer
assignment algorithms includes a global routing result and crosstalk tolerance for each net.
The objective of this work is to maximize the minimum crosstalk slack among all nets. The
crosstalk slack of a net is its crosstalk tolerance minus the estimated crosstalk of this net
7in the resulting layer assignment solution. The estimated crosstalk is obtained by using a
probability based model. We allow a long wire to be segmented in term of global routing
cells, and these segments can be assigned to different layers so that more exibilities can be
exploited for crosstalk risk reduction. Since layer switching for wires of a same net implies
vias, the constraint on the number of vias is also enforced in the proposed algorithms. The
major contributions of this work are:
• This is the rst work that optimizes crosstalk probability in layer assignment, to
the best of our knowledge. Compared with previous works that optimize crosstalk
according to trial track assignment, probability based approach is better at capturing
overall crosstalk risk. Further, probability based crosstalk estimation is signicantly
faster than trial track assignment method.
• A crosstalk bound analysis is performed in this work and the analysis result reveals
that many nets can be treated as don’t cares in the process of layer assignment.
• A soft net prexing technique is introduced to exploit the don’t cares in the context
of considering via constraints. This technique can improve solution quality signi-
cantly without increasing computation cost.
The proposed algorithms are tested on benchmark circuits with different levels of crosstalk
tolerances and via constraints. The experiments show encouraging results, and particularly
the soft net prexing technique yields about 20% improvement on crosstalk slacks.
B. Preliminaries
In previous works, crosstalk estimation at the global routing level is usually conducted with
a simplied trail track/layer assigment, of which the following limitations can be observed:
(1) a simplied track/layer assignment may not reect the actual track/layer assignment
8later in the detailed routing; (2) even with a simplied track/layer assignment, it is still
too time consuming in the inner loop of the optimization. In addition, the goal of the
global level optimization is to reduce the risk of crosstalk by making the crosstalk-driven
detailed routing easier, not to completely eliminate the crosstalk. Therefore, in this work,
we employ a fast probabilistic model to estimate crosstalk noise based on the grid graph in
global routing. Similar model has been reported in [26].
A grid cell
z=3
z=4
z=1
z=2
x
y
Fig. 1. Example: a net passes through a four-layer routing area.
Since our layer assignment heuristics take a global routing solution as input, we tes-
salate the whole routing region in a grid graph which is an array of grid cells {g1, g2, ...}.
A routing solution for a net is expressed in terms of the grid cells its wiring route passes
through, the detailed route within each grid cell will be specied in the detailed routing
stage. When we consider multi-layer routing, each grid cell includes several layers. An ex-
ample of a four layer routing is illustrated in Figure 1 where we use z as layer index. Please
9note that each layer has a preferred direction for routing, either horizontally or vertically.
A layer switching implies a via. Each grid cell gj on layer z has a size λjz which is the cell
width(height) if layer z is for horizontal(vertical) wires. A grid cell gj can be divided into
two sub-grid-cells. Each sub-grid-cell consists of layers with the same routing direction,
i.e., gj, z = 1, 3, . . . and gj, z = 2, 4, . . ..
Crosstalk or coupling capacitance between two nets is generally proportional to their
adjacency length and inversely proportional to their spacing. We consider a gridded routing
design where the routing track pitch is xed. If there is at least one empty track between
two wires, the crosstalk between them can be neglected for two reasons: (1) the spacing
between them is relatively large and (2) a shield may be inserted in the empty track be-
tween them. If two wires occupy two adjacent tracks, then the crosstalk can be evaluated
according to their adjacency length.
For a grid cell gj on a routing layer z, the number of routing tracks and wires passing
through are denoted as Kjz and ujz, respectively. If we assume every wire segment has
equal chance to occupy any of the routing track, then the probability that a wire has one
other wire in its neighboring track is
P1,jz =
2(Kjz − ujz + 1)(ujz − 1)
Kjz(Kjz − 1)
(2.1)
then the probability that a wire has two other wires in its neighboring track is
P2,jz =
(ujz − 1)(ujz − 2)
Kjz(Kjz − 1)
(2.2)
Similar conclusion is reached in [26], thus we skip the derivation here. The expected
crosstalk is
χjz = (P1,jz + 2P2,jz)λjz = 2λjz(ujz − 1)/Kjz (2.3)
Under this probabilistic model, we assume that a horizontal/vertical wire segment always
10
occupies an entire track of a grid cell in full length. If a horizontal/vertical wire segment is
shorter than the grid cell width/height, the above crosstalk estimation introduces pessimism.
However, this pessimism compensates well for the optimism due to the neglection of jogs
that may be brought to a straight wire segment in detailed routing. Even though we consider
gridded routing, our work can be extended to gridless routing easily.
C. Problem Formulation
For each net Ni, we assume there is a crosstalk tolerance τi given. Normally, a timing
critical net has a low crosstalk tolerance and a non-critical net has a high tolerance. A
crosstalk slack is φi = τi − χi where χi =
∑
j:Ni∈gj
∑
z:Ni∈z
χjz is the total crosstalk for
net Ni. For a long wire spanning multiple grid cells, we allow it to be broken into several
segments in terms of grid cells. Each segment may be assigned to a different layer. If
two segments in two neighboring cells are assigned to different layers, a via is incurred.
The height of the via depends on the number of layer switching, i.e., if a net switches
from layer z1 to z2, then the via height is proportional to |z1 − z2|. Sometimes we need
such layer switching to reduce crosstalk risk, but we need to restrain such layer switching
because of the vias. We dene total via height viajk as the summation of via heights of all
nets between two neighboring grid cells gj and gk. viajk is bounded by a user dened total
via height constraint ψjk.
Besides their wire adjacency length, the crosstalk between two nets also depends on
their switching activities. Two nets with simultaneous opposite signal switching need to be
separated. A timing critical net should be placed away from a net that switches frequently.
These switching activity related issues are not directly included in the formulation here for
two reasons: (1) considering switching activities requires a great number of variables to
specify constraint between every pair of nets in the same grid cell; (2) the primary goal in
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layer assignment is to reduce the crosstalk risk, not to solve everything completely. Timing
critical net will be placed into less congested layer so that there will be greater chance it is
separated by a shield. The problem formulation is described as follows.
Layer Assignment for Minimum Crosstalk Risk(LA-MinCR): Given a grid graph
composed by a set of grid cells {g1, g2, ...}, number of routing tracks Kjz for each grid cell
gj on layer z, total via height ψjk between two neighboring grid cells gj and gk, a set of nets
{N1, N2, ...} routed in terms of grid cells, and crosstalk tolerance τi for each net Ni, assign
each net in each grid cell to a specic layer such that the minimum expected crosstalk slack
among all nets is maximized while the number of wires in each grid cell on each layer does
not exceed its corresponding number of tracks and total via heights between two grid cells
is no greater than the given bound.
The crosstalk estimation in this stage is based on probability estimation and the actual
crosstalk after detailed routing may deviate from this estimation. Thus, we attempt to
maximize the slack instead of just satisfying the tolerance so that there could be a maximum
safety margin to cushion any deviations from the detailed routing solutions. Throughout
this chapter, we use the term min slack to represent the minimal slack among all nets in a
circuit and our goal is to maximize min slack.
If we let xijz be a decision variable to tell if net Ni in grid cell gj is assigned to layer
z, then the complete LA-MinCR problem can be formulated as a mixed 0-1 and non-linear
programming problem as follows.
Maximize: φ
Subject to:
φ+
∑
j:Ni∈gi
∑
∀z
2λjz(
∑
l:Nl∈gj
xljz − 1)
Kjz
xijz ≤ τi, ∀Ni (2.4)
∑
i:Ni∈gj
xijz ≤ Kjz, ∀gj,z (2.5)
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∑
i:Ni∈gj ,Ni∈gk
|
∑
∀z
zxijz −
∑
∀z
zxikz| ≤ ψjk
j, k : gj adjacent to gk (2.6)
∑
∀z
xijz = 1, ∀Ni; gj : Ni ∈ gj (2.7)
xijz ∈ {0, 1}, ∀Ni, gj, z (2.8)
the sum of total estimated crosstalk and the slack variable φ should never exceed the
crosstalk tolerance for each net. The next inequality (2.5) states that the number of wires
on each layer of each grid cell is no greater than the number of tracks or wiring capacity. In
constraint of (2.6), ∑∀z zxijz tells the layer index number of net Ni in grid cell gj in terms
of decision variables. Inequality (2.7) is the exclusivity constraint ensuring that a wire is
assigned only to one layer. The last constraint implies that this is an integer programming
problem which is generally NP-hard. The computation cost for directly solving this non-
linear integer programming problem is prohibitive since it would require tremendous CPU
time and memory.
In this chapter, we propose two efcient heuristic algorithms to solve the LA-minCR
problem. The rst approach (LA-MinCR-Solve) is a greedy heuristic, i.e., layer assign-
ment is performed on each of the sub-grid-cells one after another. Once a sub-grid-cell is
processed, its layer asssignment is xed. The second heuristic (LA-MinCR-Solve+) ex-
tends LA-MinCR-Solve by using a multi-candidate approach to better exploit the solution
space. At the same time, a simple yet effective pruning technique is applied to make the
multi-candidate approach more efcient. In this work, our heuristic algorithms are focused
on a four-layer model, but they can be extended to handle models with more than four
13
layers.
D. Algorithm
In both of our LA-MinCR-Solve and LA-MinCR-Solve+ heuristics, we perform layer
assignment on a panel-by-panel and cell-by-cell basis. We dene a panel as an entire
row/column on the routing area. A row panel consists of horizontal layers and a column
panel consists of vertical layers. Within a panel, sub-grid-cells are processed cell by cell.
All sub-grid-cells in an entire panel need to be processed before we proceed to the next
panel following the order of the panel/cell criticality we dened as follows.
Denition 1: The criticality αgi of a sub-grid-cell gi is dened as the number of
horizontal/vertical wire segments in gi.
Denition 2: The criticality αsi of a horizontal/vertical panel si is equal to the value of
the maximal αgi among all sub-grid-cells {g1,g2,..,gi,...} in panel si.
2
3
5
1
4
6
7
Y
X
Fig. 2. A top view of the cell processing order of a panel.
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For each panel, we rst process the most critical sub-grid-cell in it. Then, we use this
particular sub-grid-cell as a starting point and continue to process the remaining cells in
an alternate direction towards both ends of the panel. For instance, in Figure 2, cell 1 is
the most critical sub-grid-cell in this panel and the cell processing order is represented by
the increasing number on each of the sub-grid-cells in this panel. This continuous cell-
by-cell processing order prevents via height constraint deadlocks and facilitates our multi-
candidate approach as described in section 3. Using congestion condition as the processing
order alllows us to reach as many nets as possible in the early stage to reduce the chance of
being trapped in local optima.
1. Greedy Heuristic (LA-MinCR-Solve)
Before we proceed to perform layer assignment on a single sub-grid-cell gj, we need to the
know the following information about gj : track capacity K at each layer, nets in gj and
their current crosstalk slack φi. It is important to note that we use φi, ∀Ni here to represent
a gradually reduced slack value during the progress of the layer assignment.
In order to maximize the minimum crosstalk slack for a sub-grid-cell gj, nets with
greater crosstalk slack need to be placed on a more congested layer and nets with less
crosstalk slack can be placed on a less congested layer. For each sub-grid-cell gj, we
sort the nets into a sequence {N 1, N2, ..., N q} in non-increasing order of their crosstalk
slack. Then the layer assignment for this sub-grid-cell becomes to nd an index p such
that this net sequence is partitioned into two subsequence S1gj = {N
1, N2, ..., Np} and
S2gj = {N
p+1, Np+2, ..., N q} with each subsequence corresponding to a layer. We select
an index p such that the minimal slack among all nets in gj is maximized. Furthermore, p
must be selected in the range of [max(1, q − K), min(K, q)](q ≤ 2K). Otherwise, track
capacity constraint K will be violated. After such a partitioner p is selected, we need to
verify if this net partitioning solution satises the via height constraint between gj and its
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neighbore gk, where a layer assignment is xed previously. We represent the xed layer
assignment for gk in a similar way by using subsequences S1gk and S
2
gk
. A via occurs only
if a net passing through both gj and gk is placed on different layers. Given S1gj and S
2
gj
obtained from the initial net partitioning, we rst check if the current total via height viajk
between gj and gk is greater than the user dened total via height constraint ψjk. If yes, we
feed S1gj and S
2
gj
to the via enforcement procedure (as shown in Algorithm 1). Otherwise,
we skip this procedure.
Algorithm 1: Via constraint enforcement
1: while viajk > ψjk do
2: choose a net Ni ∈ S1gj and S
2
gk
, if such net doesn’t exist, Ni = null;
3: choose a net Nj ∈ S2gj and S
1
gk
, if such net doesn’t exist, Nj = null;
4: if (Ni 6= null and |S2gj |+ 1 ≤ track capacity K) OR (Nj 6= null and |S1gj |+ 1 ≤
track capacity K) then
5: S2gj ← Ni or S
1
gj
← Ni depends on feasibility and which switching produces
greater minimal slack;
6: viajk ← viajk − 2;
7: else
8: (only swapping nets between S1gj and S2gj simultaneously can reduce vias)
9: if (Ni 6= null AND Nj 6= null) then
10: S2gj ← Ni and S
1
gj
← Nj;
11: viajk ← viajk − 4;
12: else if (Ni 6= null AND Nj = null) then
13: nd a net Nl ∈ S2gj and Nl /∈ gk;
14: S2gj ← Ni and S
1
gj
← Nl;
15: viajk ← viajk − 2;
16: else if (Ni = null AND Nj 6= null) then
17: nd a net Nl ∈ S1gj and Nl /∈ gk;
18: S1gj ← Nj and S
2
gj
← Nl;
19: viajk ← viajk − 2;
20: end if
21: end if
22: end while
In Algorithm 1, whenever we have multiple candidate nets to choose from for a layer
switching, we select one that can produce greater minimum slack. The via enforcement
procedure ends whenever the via height constraint is satised. Then we x the layer as-
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signment for gi and update the crosstalk slack φi for each net Ni in gj . The same net
partitioning and via enforcment procedure is repetitively utilized for layer assignment on
the remaining sub-grid-cells. The via enforcement procedure only takes O(K) time. The
net partitioning at each sub-grid-cell takes O(KlogK) time because its time complexity is
bounded by the sorting procedure. The overall time complexity of LA-MinCR-Solve is
bounded by O(GKlogK), where G is the total number of sub-grid-cells.
2. Crosstalk Bound Analysis and Net Pre-xing
Since large number of nets are involved in a circuit, we would like to see if certain wire
segments can be pre-xed without affecting or even producing better min slack solution.
By carefully examing the problem, we have the following observations.
For an individual net Ni, its maximum and minimum estimated crosstalk can be rep-
resented by χ−i and the χ+i , respectively. If we dene Gi = {gi1, gi2, ..., gij, ...} as the set
of sub-grid-cells on the route of net Ni, χ−i can be obtained by summing up the worse-case
crosstalk that net Ni can experience at each gij . This is done by moving as many wires
as possible to the same layer where Ni is placed under the limit of the track constraint.
Similarly, χ+i is obtained by summing up the best-case crosstalk that net Ni can experience
at each gij and this is done by moving away as many wires as possbile from the layer where
Ni is placed. Therefore, we can see that φi is bounded by [Γ−i ,Γ+i ], where Γ+i = τi − χ+i
and Γ−i = τi − χ−i Please note that we always put the most congested layer close to the
bottom. For horizontal wires, the most congested layer is layer 1. For veritcal wires, it is
layer 2.
Now let us look at a simple example, as shown in Figure 3. A net Ni with τi = 400
routes through a 2× 2 routing areas with each grid cell has 4 layers. Each of the grid cell
has a size of 100× 100 and each layer includes 3 tracks. We rst calculate Γ+i by placing
all wire segments of Ni to the higher layer for each grid cell it passes through and push
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Fig. 3. (a) net Ni experiences minimum crosstalk noise. (b) net Ni experiences maximum
crosstalk noise.
as many other wires as possible to lower layer, as illustrated in Figure 3(a). Based on our
probability model (Equation 2.3), the estimated crosstalk noise χ+i for Ni is 100 × 2(1 −
1)/3 + 100 × 2(1 − 1)/3 + 100 × 2(2 − 1)/3 + 100 × 2(2 − 1)/3 = 132. Therefore,
Γ+i = 400 − 132 = 268. Similarly, the estimated crosstalk noise χ−i for net Ni in Figure
3(b) is 100× 2(3− 1)/3+100× 2(3− 1)/3+100× 2(3− 1)/3+100× 2(3− 1)/3 = 533
and Γ−i = 400−533 = −133. As a result, φi will always be in [−133, 268] under any layer
assignment solutions.
If we denote Γ+min as the minimal of Γ+i , ∀Ni. We can reach following conclusion:
Lemma 1: Maximal min slack is no greater than Γ+min and a net Ni can be considered
as a non-critical net if Γ−i ≥ Γ+min.
It is important to note that when calculating Γ−i and Γ+i , we focus our attention to an
individual net Ni while treating other nets only as track occupiers. Therefore, Γ+min only
provides a upper bound for min slack. We can claim that an optimal solution is achieved
18
if the maximal min slack we nd is equal to Γ+min. But it is not true vice versa.
It is our intention to pre-x all non-critical nets to the lower layer so that crosstalk
noise can be mitigated at the higher layer for critical nets. However, non-critical nets can
account for a large portion of total nets in a circuit (As shown in TABLE VII), hence not all
of them can be pre-xed to the lower layer because of the track capacity constraint at each
sub-grid-cell. Also, directly(hard) pre-xing non-critical nets to certain layers can cause
via constraint deadlocks if we use a cell-by-cell based layer assignment. To overcome
these difculties, we propose a technique called soft pre-xing by taking advantage of our
net partitioning technique. The basic idea of the soft pre-xing is to increase the initial
crosstalk slack τi for non-critical nets to τi = Φ + Γ−i , where Φ is an extremely large
value. With our net partitioning technique, this modication allows a non-critical net to
be assigned towards the lower layer at each sub-grid-cell it passes through. We call this
method a soft net pre-xing since we don’t directly provide which layer a non-critical net
is assigned to. Adding Γ−i as an offset to Φ provides two advantages: (1) it increases the
minimal slack among non-critical nets. (2) it allows a non-critical net to keep the same
relative ordering among other non-critical nets so that they have the tendency to remain
in the same layer at neighboring sub-grid-cells. As a result, layer switchings between
neighboring sub-grid-cells for non-critical nets are reduced and thereby vias can be utilized
by critical nets to achieve greater min slack.
Soft pre-xing plays an important role when used in conjunction with our net pariti-
tioning technique. It incorporates global behavior of nets in terms of their crosstalk slack
into the localized optimization, as a result, soft pre-xing is guaranteed to achieve better
global solution.
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3. A Multi-candidate Approach (LA-MinCR-Solve+)
To furthur reduce the chance of local optima, we extend our LA-MinCR-Solve by per-
turbating extra candidate solutions at each sub-grid-cell. We call it a multi-candidate ap-
proach. Together with the original LA-MinCR-Solve solution, the perturbated solutions
are kept for each sub-grid-cell during the layer assignment process. This additional per-
turbation makes the solution space better exploited, in contrary to LA-MinCR-Solve where
only a single solution is retained for each sub-grid-cell. A solution tree is generated and
expanded during the progress of this muti-candidate approach, with the rst sub-grid-cell
being processed as its root. A thread on the solution tree corresponds to a complete layer
assignment solution for all sub-grid-cells having been processed so far. Upon completion
of tree construction (that’s when all sub-grid-cells are processed), the best thread with the
maximal min slack is picked and a backward traversal is utilized to perform the actual
layer assignment.
Figure 4 shows an example of the multi-candidate approach. Each tuple in the graph
corresponds to a layer assignment solution for a sub-grid-cell with each letter representing
a net. The rst subsequence in the tuple represents nets that are assigned to the lower layer
and the second subsequence represents nets that are assigned to the higher layer. Arrows
in the graph indicate the growing direction of the solution tree. At each sub-grid-cell, the
perturbation process is accomplished by swapping nets between different layers based on
the initial net partitioning result. Each of the perturbated tuples should perform no worse
than the original tuple with respect to min slack, and they are also subject to the via
height constraint enforcement as described in Algorithm 1. At each sub-grid-cell, we allow
a maximum of υ candidate solutions.
Since explicit multi-candidate perturbation is involved, a pruning technique is needed
to remove non-promising threads during the perturbation process to avoid number of tuples
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Fig. 4. Multi-candidate approach.
being exponentially increased. We dene a upper limit γ as the maximal number of total
threads we can retain during the expansion of the solution tree. If more than γ threads
are encoutered, we must eliminate the exceeding threads by using the following pruning
procedure.
1: sort the tuples with non-decreasing order according to its min(φi), ∀Ni
2: remove tuples with lower crosstalk slack φi until the maximum thread number γ is
satised.
3: if there are ties among tuples with the same min(φi), ∀Ni, remove those that have
lower secondary min(φi), ∀Ni.
The perturbation process at each sub-grid-cell takes O(υ) time. The overall time com-
plexity of the LA-MinCR-Solve+ is bounded by O(Gυ(KlogK)(γlogγ)).
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E. Experimental Results
We have implemented both LA-MinCR-Solve and LA-MinCR-Solve+ in GNU C on a
Linux platform with a 2.4GHz Pentinum IV processor and 640MB memory. We use the
following benchmark circuits to test our heurisitcs: apte, a9c3, ac3, playout and xc5. Both
benchmarks and their global routing solutions are obtained from authors of [27]. Crosstalk
tolerances are generated randomly but we have veried our heuristics with different levels
of crosstalk tolerances. Table I lists the specications, slack upper bound Γ+min and the
percentage of non-critical nets for each benchmark circuit based on Lemma 1.
Table I. Circuit specication.
circuit no. of no. of no. of non-critical Γ+min
name grid cells nets non-critical net net percentage
a9c3 35 × 33 1148 955 83% 508
ac3 27 × 28 200 65 33% 5905
apte 23 × 22 77 35 45% 5801
playout 42 × 36 1294 832 64% 777
xc5 42 × 39 975 674 69% 2611
Since no previous work is close to our formulation, we tested our heuristics with the
following three different approaches, as shown in Table II. (1) LA-MinCR-Solve with no
soft pre-xing. (2) LA-MinCR-Solve with soft pre-xing. (3) LA-MinCR-Solve+ with
soft pre-xing and maximum threads γ = 100 and υ = 3. We use a uniform via height
constraint for each boundary between two neighboring sub-grid-cells and we vary the total
via height constraint by 2,4,6 and innity (no via constraint). As we expected, when via
height constraint is relaxed, min slack increases with approach (3) outperforming both (1)
and (2). On the average, approach (2) increases min slack by 20% compare to approach
(1), and approach (3) increases min slack by 6% compare to approach (2). Table III lists
the CPU time averaged over different via height constraints for each benchmark circuit.
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Table II. Experimental result: a comparison of min slack between three different ap-
proaches as via height constraints increase.
a9c3 ac3 apte playout xc5
(1) via ht.=2 -2337 4817 5291 -175 1738
LA-MinCR-Solve via ht.=4 -1473 4789 5511 49 2031
w/o prefix via ht.=6 -1185 4993 5731 385 2423
via ht.=Inf -1041 4993 5801 385 2611
(2) via ht.=2 -500 4874 5291 329 2074
LA-MinCR-Solve via ht.=4 -68 5189 5511 329 2367
w/ soft prefix via ht.=6 220 5189 5731 385 2535
via ht.=Inf 508 5189 5801 777 2611
(3) via ht.=2 -212 4874 5511 385 2311
LA-MinCR-Solve+ via ht.=4 76 5189 5731 385 2367
w/ soft prefix via ht.=6 364 5189 5801 441 2535
(max. 100 threads) via ht.=Inf 508 5189 5801 777 2611
Table III. Experimental result: CPU time (sec).
circuit avg. LA-MinCR-Solve avg. LA-MinCR-Solve+
name (max. 100 threads)
a9c3 1.14 53.15
ac3 0.07 7.89
apte 0.02 1.68
playout 1.77 69.00
xc5 1.75 53.19
In particular, CPU time for LA-MinCR-Solve is averaged over both approach (1) and (2)
since little timing difference is observed between these two approaches.
F. Conclusion
In this chapter, we have proposed a new approach for crosstalk mitigation at the layer
assignment stage between global routing and detailed routing in VLSI physical design.
This approach aims to discover and reduce crosstalk risk at the pre-detailed-routing level
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and the crosstalk noise is estimated based on a probabilistic model. We formulate our
problem as an integer convex programming problem and provide two heurisitcs to solve it
efciently. Experimental results conrmed the effectiveness of our heuristics on benchmark
circuits.
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CHAPTER III
TIMING-DRIVEN TRACK ROUTING CONSIDERING COUPLING CAPACITANCE
Track routing is a step between layer assignment and detailed routing. In this chapter, we
propose a coupling aware timing driven track routing heuristic. Given a global routing
solution and timing constraint for each net, major trunks of wire segments are assigned
to routing tracks such that the minimum timing slack among all nets is maximized. De-
lay penalties from both coupling capacitance and wire detour are considered in a unied
graph model. The core problem is formulated and solved as a Sequential Ordering Problem
(SOP). Routing blockages are handled in a post processing procedure. The experimental
results on benchmark circuits show that the effect of coupling capacitance on timing is
signicant and the proposed heuristic results in greater improvement on coupling aware
timing compared with other approaches.
A. Introduction
The sustained VLSI technology scaling leads to two trends: (1) interconnect dominated
circuit delay and (2) strong coupling effects between interconnect wires. A tremendous
amount of work has been reported on either timing driven interconnect routing [2832] or
coupling noise avoidance [2,4,13,1520,22,24,33,34]. However, very few works address
the closely related timing and coupling issue at the same time. In most of the timing
driven routing works, the coupling capacitance induced delay is neglected. In the coupling
noise avoidance works, efforts are made to minimize either total coupling capacitance or
violations on coupling constraints, but the impact on timing is not considered.
In ultra-deep submicron technology, the coupling capacitance starts to dominate self
capacitance which includes substrate capacitance and fringing capacitance. Therefore, cou-
pling capacitance greatly affects wire delay and can no longer be ignored in a timing driven
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routing. Merely minimizing the total coupling capacitance is not adequate either, since the
same amount of coupling capacitance may cause a different value of delay depending on
its location. Therefore, the impact of coupling capacitance on delay needs to be handled
directly in a timing driven routing. Considering coupling capacitance in timing driven rout-
ing presents a great challenge, since the delay estimation has to consider wire adjacencies
in addition to individual wire routes. The simplest version of routing problem, which han-
dles only routability and only 2-pin nets, is an NP-complete problem. Even when coupling
capacitance is neglected and the delay of each net can be estimated independently, opti-
mizing timing in routing is a notoriously difcult problem [3032]. Including the coupling
effect brings complex inter-wire dependencies to the complicated routing procedure.
Because of the high complexity, a routing problem is usually solved in two stages:
global routing and detailed routing. In global routing, the entire routing area is tessellated
into an array of rectangle global cells and each net is routed in term of the global cells. The
detailed route within each cell is determined in subsequent detailed routing. In detailed
routing [13,16], the freedom to make route change is restricted to a small region and there-
fore the improvement on timing or coupling is limited. In contrast, global routing allows
much greater freedom and exibility on optimizing timing and coupling. However, the ab-
sence of wire adjacency information makes the coupling capacitance estimation hard to be
obtained. A methodology level approach on coupling aware timing driven global routing is
suggested in [35].
Recently, another routing stage - track routing - is proposed [3,24,34] to be performed
between global routing and detailed routing. Taking a global routing result, a track router
assigns major trunks of wire segments to routing tracks in a row(column) of global cells.
Please note that the track assignment in a track routing is different from the track assign-
ment in a detailed routing which only handles nets within one global cell. Track routing is
an appealing stage for handling the coupling issue, as both the wire adjacency information
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and decent freedom of route change are available. In addition, a track routing does not
need to deal with complicated design rules as in detailed routing so that it can be focused
on the timing and routability issue. In [3], Batterywala et al. modeled the track routing as a
weighted bipartite matching problem, however their work is mainly routability driven and
does not handle coupling and timing. In [4, 24, 34], coupling noise is avoided without con-
sidering timing. A similar stage between global routing and detailed routing is crosspoint
assignment [21,22]. When a wire route goes from one global cell across a boundary to an-
other global cell, a crosspoint assignment determines the crossing location on the boundary.
In [21], a coupling aware timing driven crosspoint assignment heuristic is proposed. This is
a greedy approach that assigns wire segments sequentially in an order of timing criticality.
After initial assignment, wire spacings are tuned to further reduce coupling capacitance for
timing critical nets.
In this chapter, we propose a new heuristic on timing driven track routing considering
coupling capacitance. The objective is to nd a feasible track assignment such that the min-
imum timing slack among all nets is maximized. In timing estimation, delay penalties due
to both coupling capacitance and wire detour are counted. The heuristic proceeds in a panel
(a row or a column of global cells) by panel manner. The track assignment problem within
each panel is modeled by graphs. The problem of minimizing coupling induced timing
penalty is equivalent to nding the minimum weight Hamiltonian path in a clique. Mini-
mizing timing penalty due to wire detour can be solved via the minimum weight matching
in a bipartite graph. The hard problem of minimizing both timing penalties simultaneously
is formulated and solved as a Sequential Ordering Problem(SOP) [36]. A post process-
ing step is performed to further improve timing and routability. Our heuristic is designed
primarily for global wires and is more effective on upper layers where less pre-xed local
wires exist, even though it is capable of handling routing blockages. A major contribu-
tion of this work is that timing is optimized directly with consideration of both detour
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coupling induced delay. Experimental results on benchmark circuits demonstrate that our
heuristic can remarkably improve coupling aware timing performance than other coupling
aware approaches.
B. Preliminaries
1. Coupling Capacitance and Its Impact on Delay
Given two wire segments i and j, as shown in Figure 5, the coupling capacitance between
them can be expressed as follows [2, 21]:
CC(i, j) = α · fij ·
Lenij
Distβij
(3.1)
where Lenij is the coupling length, Distij is the wire spacing between i and j, α and β
are technology dependent constants and fij is the switching factor for i and j. A switching
factor is a real number between 0 and 1 according to [2] that indicates switching activity
relations between two nets. The worst case coupling occurs when two adjacent signal nets
make transitions at the same time but at opposite direction. For this worst case coupling,
the switching factor between the two wires is 1. On the other hand, if two adjacent wire
segments switch at the same time and at the same direction, the switching factor is 0. Any
other switching activity relations should fall into the range between these two cases. Other
denitions for the switching factor can be adopted easily to the works in this dissertation.
As the spacing between two adjacent wire segments increases, the coupling capacitance
between them decreases rapidly since emperical experiments in [20] showed β is approxi-
mately the constant of 2. Therefore, for track/detailed routing with xed pitch, it is reason-
able to assume that coupling capacitance occurs only between segments in adjacent tracks.
This model is used to estimate the coupling capacitance throughout this dissertation.
Once the amount of coupling capacitance is calculated, the coupling induced delay
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Fig. 5. Coupling capacitance between two wire segments i and j.
to each sink of a net can be found easily. Same as many other timing driven routing
works [21, 31], the Elmore delay model [37] is employed for estimating wire delay in
this dissertation. Even though the Elmore model is sometimes inaccurate, it has high -
delity [38] that can provide proper guidance for a combinatorial optimization. Moreover,
layer/track assignment is a relatively early stage of wire timing optimization which allows
and needs simple models. A more accurate model can be employed at later wire timing
optimization stages to ne tune the coupling aware timing.
In Figure 6, we use a simple example to illustrate the coupling induced delay. Consider
a net N and a wire segment i ∈ N . If segment i has an estimated coupling capacitance of
CC, the extra delay due to CC for the critical sink of N is Rsa ·CC +Rab · CC2 where Rsa
is the path resistance from the source to point a and Rab is the resistance between a and b.
Please note that the same amount of coupling capacitance may cause different amount of
delay depending on the coupling location.
2. Problem Formulation
Since our track routing takes a global routing solution as input, the whole routing region
is tessellated into a grid of global cells (GCs) {g11, g12, ..g21, g22, ...}. A global routing so-
lution for a net Ni is expressed in terms of the GCs that the wiring route of the net passes
through. A complete row (column) of GCs is called a panel. In track routing, only wire
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Fig. 6. Coupling capacitance between two wire segments.
segments whose lengths are at least one GC are considered. All the other small segments
are handled in detailed routing. In gridded routings, each horizontal(vertical) panel con-
sists of a set of Kp uniformly spaced horizontal(vertical) routing tracks. Some part of a
track may be pre-occupied by certain blockages and cannot accommodate additional wire
segments.
Given a net Ni with source node i, the timing slack sik for a sink k of the net is
sik = τk − χik where τk is a timing constraint or required arrival time at sink k and χik
is the delay from source i to k. The sink with the minimal sik is called the critical sink of
Ni and we use Simin = min(sik), ∀k ∈ sinks of Ni to represent the minimum timing slack
of net Ni. Throughout this chapter, we will use min slack as an alternative to represent
minimum timing slack. The problem formulation is described as follows.
Coupling Aware Timing-Driven Track Routing Problem: Given an array of panels
{p1, p2, ...} each of which is composed of Kp routing tracks with certain blockages, a set
of nets {N1, N2, ..., Ni, ...} each of which is composed of segments {Ni1, Ni2, ..., Nij, ...},
and timing constraints for each net, assign each segment Nij to a track of its correspond-
ing panel p in a non-overlapping manner such that the minimal slack among all nets is
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maximized.
C. Algorithm
In general, the number of wire segments in a routing procedure is huge and even a routabil-
ity driven track routing problem is NP-complete [3], therefore a divide and conquer strat-
egy is employed in this work. Since each panel consists of only horizontal/vertical wire
segments, we solve the track routing problem panel by panel. Figure 7 shows an example
of assigning wire segments a, b, c, d, e and f to the tracks of a horizontal panel of capacity
Kp = 4.
a
b
e
d
f
c
Fig. 7. An example of the track routing problem.
1. Constraint Graph
For each horizontal (vertical) panel p, we construct an undirected constraint graphCG(V,E)
with each vertex vi ∈ V corresponding to a segment i in panel p. There is an edge e(vi, vj)
between vertices vi and vj if there exists a span overlap between i and j. Figure 8 shows
the constraint graph for the track routing example used in Figure 7. If segment i belongs to
net Nm and segment j is a part of net Nn, the edge weight wt(vi, vj) is dened as follows.
wt(vi, vj) =
dji
SNmmin
+
dij
SNnmin
(3.2)
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where dji and dij are delay costs dened in Section II-A. Note here dji and dij could be quite
different depending on the coupling location of segment i, j of net Nm, Nn, respectively.
The minimum timing slack SNnmin and SNmmin are used as weighting factors. In case of negative
timing slacks, a large positive offset is temporarily added to the min slack of every net in
the constraint graph, only for calculating wt(vi, vj). It is easy to observe that the edge
weight between critical nets with strong coupling will be signicantly higher. Our graph
based algorithm, which will be discussed later, is able to avoid the adjacency of such pair
of nets if their edge weight is large. Therefore, this edge weight denition enables us to
optimize timing slacks and coupling-induced-delay simultaneously. Previous works [3, 4],
however, are primarily focused on minimizing the total amount of coupling capacitance.
a
b
c e
d
f
Fig. 8. A constraint graph.
Since the size of a constraint graph is generally very large, we consider it in a clique-
by-clique manner [3, 4, 24]. A clique is a complete subgraph of the constraint graph. Each
vertex (segment) in a clique has span overlap with every other vertex (segment) in the same
clique. The size of a clique tells the minimal number of routing tracks needed to route
all the segments in the clique. In the constraint graph, the largest clique in the graph is
processed rst. If there exist more than one largest cliques with the same size, we choose
a clique with the maximal span. After performing track assignment for the largest clique,
we remove this clique from the constraint graph and start to process the next largest clique.
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Finding the largest clique can be done in polynomial time since our constraint graph is also
an interval graph [3],
For each clique, a track assignment solution corresponds to a Hamiltonian path. If
only coupling capacitance induced delays are considered, our objective becomes to nd a
Hamiltonian path that can provide a maximal min slack among all the segments in the
clique. Based on the edge weight denition that considers both coupling induced delay and
timing criticality, our problem becomes a minimum weight Hamiltonian path problem.
2. Wire Detour Induced Delay and Bipartite Graph Model
Detour
Fig. 9. An example of detour.
A track assignment result may affect delay through wire detour in addition to coupling
capacitance. As illustrated in Figure 9, if a horizontal segment has both ends connected
with two vertical segments upward, assigning this segment to a lower track will lead to
longer detour and greater delay. Therefore, detour and detour induced delay need to be
reduced. This problem can be modeled in a bipartite graph BG = (V,E). The vertex
set V is composed by Vw representing wire segments and Vr indicating routing tracks (
V = Vw ∪ Vr and Vw ∩ V r = ∅ ). If a wire segment i is allowed to be assigned to track
b, there is an edge (vi, vb) ∈ E. Vertex vi ∈ Vw and vb ∈ Vr represent segment i and
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track b, respectively. The edge weight for (vi, vb) can be dened as ei,bSimin where ei,b is the
slack change when the segment i is moved from the minimum detour location to track b. If
we only consider the detour induced delay, our problem can be formulated as a minimum
weight matching problem for the bipartite graph. The edge weight can be dened to include
other design concerns besides the detour induced delay penalty.
3. Sequential Ordering Problem Based Track Routing Algorithm
f
e
d
c
b
a
Vw Vr
3
2
1
4
Fig. 10. The integration of a constraint and a bipartite graph.
When both the coupling capacitance induced delay and the detour induced delay are
considered simultaneously, the clique model and the bipartite graph described in the pre-
vious subsection can be integrated into a hybrid graph as shown in Figure 10. In Figure
10, the highlighted edges on the constraint graph represent a Hamiltonian path for clique
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(d, b, c, e) and the highlighted edges on the bipartite graph part indicate a matching so-
lution. In this solution, wire segments b, c, d and e are assigned to track 2, 3, 1 and 4,
respectively. The integrated problem becomes to nd a minimum weight Hamiltonian path
on the clique part and a minimum weight matching on the bipartite part simultaneously. In
addition, the min-path solution and the min-matching solution should be compatible with
each other. The minimum weight Hamiltonian path problem alone is notoriously hard and
the integrated problem is obviously more difcult.
The special difculty of this problem is the partial correlation between two different
kinds of cost (coupling induced delay cost and detour induced delay cost) in the objective.
We solve this difculty by transforming the detour induced delay cost into precedence
constraints to the Hamiltonian path problem. A precedence constraint (i, j) tells that vertex
i is required to precede j in the tour of a Hamiltonian path.
The cost-constraint transformation is carried out according to segment types dened
as follows. (1) Type ∪ segments are those horizontal segments with two ends connected
upward with vertical segments 1. (2) Type ∩ segments are the horizontal segments with
two ends connected downward with vertical segments. (3) Type H segments are those
connected to hard pins in the panel. (4) don’t care segments are the other horizontal
segments in the panel. These segment types are illustrated in Figure 11.
Then, we add the following precedence constraints to the Hamiltonian path problem:
for any segment i ∈ type ∪ set, there is a precedence constraint (i, j), ∀j ∈ type ∩ group.
This set of precedence constraints can limit the vertical wire lengths for both type ∪ and ∩
wire segments. As a result, delays induced by redundant vertical wire lengths are alleviated.
Other constraints can be added in a similar way to tighten the exibility of a Hamiltonian
path. For example, we can enforce a ∪ type segment to precede a H type segment in the
1Here we categorize these types in the scenario of a horizontal panel as in Figure 11.
Segments in vertical panels can be categorized in the same way.
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Precedence constraint A hard pin
(d)
(a)
(b)
(c)
Fig. 11. (a) a type ∪ segment. (b) a type ∩ segment. (c) a type H segment. (d) a don’t
care segment.
lower half of the panel. The additional constraints may further reduce detour induced delay
cost. However, they may degrade coupling induced delay cost as the solution space for
the Hamiltonian path problem is reduced. Therefore, we believe our precedence constraint
denition is generally sufcient to minimize detours while leaving enough solution space
for the Hamiltonian path problem.
Finding a minimum weight Hamiltonian path with precedence constraints is known
as a Sequential Ordering Problem (SOP) [36], which is an extension to the asymmetric
traveling salesman problem (ATSP) with additional precedence constraints: given a com-
plete graph G with directed weighted edges, a precedence constraint set R and designated
start and terminal vertices, SOP nds a minimum weight Hamiltonian path from the start
vertex to the terminal vertex which observes the precedence constraints. The precedence
constraint set R can be represented by pairs of vertices (i, j) (i 6= j). For each precedence
constraint (i, j) ∈ R, vertex i is required to precede vertex j in the tour of Hamiltonian
path. The SOP is also known to be an NP-complete problem. In our constraint graph, each
undirected edge can be converted to two directed edges with the same edge weight.
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Following the SOP formulation, we insert the start and terminal vertices as dummy
vertices to the clique. They are connected to all the other vertices in the clique by zero
weight edges. If the size of a clique is less than the panel capacity Kp, vertices denoting
the empty tracks are inserted to the clique and we call them empty vertices. Any edge
associated with an empty vertex has a weight of zero which indicates no delays are caused
by an adjacent empty track.
Once the precedence constraints for our SOP formulation are decided, we nalize
and send our formulation to an SOP solver and the SOP solver returns a minimum weight
Hamiltonian path which follows the precedence constraints. We call this returned Hamilto-
nian path an SOP tour. Now let us look at a simple example of the SOP tour. As shown in
Figure 12, suppose we have a clique with three segments s1, s2, s3, panel capacity Kp = 4
and a precedence constraint (s1, s2). Start and terminal vertices are denoted as S and T in
the graph, respectively. We also insert an empty vertex (E) to the clique to indicate there is
an empty track. Then we feed this SOP formulation to the SOP solver. If the SOP tour is
S → s1 → E → s3 → s2 → T , then we know that s1, s2 and s3 are assigned to track 1,
4, and 3, respectively and no segment is assigned to track 2.
s3
E
TS
s2
s1
Fig. 12. An example SOP tour.
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4. Post SOP Improvement
For each clique, its initial track routing solution from the SOP tour may be infeasible be-
cause conicts can occur between a segment and existing blockages. Existing blockages
are the pre-routes [3] and previously xed wire segments in a panel. A track assignment
for a segment i to a track t is called failed if i is entirely embedded in a blockage at t,
as illustrated in Figure 13. For other types of conicts, as the two examples illustrated in
Figure 14, we allow segments to split because the non-conicting portions of the segment
i can still be assigned to track t while the conicting portions of i become new (oating)
segments, which will be represented as new vertices being inserted back to the constraint
graph for later processing.
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Fig. 13. Failed track assignment for a segment.
For an SOP solution, we further improve its timing and routability through an iterative
procedure. We associate a score with a track routing solution (a Hamiltonian path in the
clique), as dened in Equation 3.3.
score = α ·min slack + β ·Nf (3.3)
where min slack is the minimum slack for all segments in the clique under current track
assignment considering both coupling capacitance and wire detours, Nf is the total length
of overlap between the segments and blockages, α and β are weighting constants. For each
iteration, we attempt to switch each pair of the segments in the clique and accept the switch
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that can produce the best score. This process continues until no further improvement or a
pre-dened iteration number is reached.
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Fig. 14. Segments overlapping with blockages in (a) and (c) are split to xed and oating
segments in (b) and (d), respectively.
Once a nal track assignment solution is determined, the failed nets (if there is any)
are labeled and the oating segments (if there is any) are inserted back to the constraint
graph as unassigned segments. After these new oating segments are inserted back to the
constraint graph, we update the constraint graph to reect the changes. For the segments
that are assigned, we x them to the corresponding tracks and they become blockages as
we proceed to the next clique.
This procedure is continued until no more vertices are left in the constraint graph, then
we update the timing slacks for all segments in this panel through the delay computation.
We iterate this procedure for each panel and the nal track routing solution is reached once
all panels are processed. The overall track routing algorithm is summarized in Algorithm
39
14.
Algorithm 2: Timing-driven track routing.
Input : Timing constraints for all sinks for each Ni and its wire segments in
terms of the global cells (GCs).
Output : Track assignments for segments.
Objective: Maximizing the minimum timing slack among all nets.
while not all panels are processed do1
Construct a constraint graph for the current panel;2
while constraint graph 6= empty do3
Find the largest clique Cmax in the constraint graph;4
Remove Cmax from the constraint graph;5
Formulate the track assignment problem on Cmax as an SOP;6
Obtain initial track routing solution by calling SOP solver;7
Iterative improvement on track routing solution;8
Insert vertices for oating segments to constraint graph;9
Update the constraint graph;10
end11
Update the timing slacks;12
Proceed to the next panel in the circuit;13
end14
D. Experimental Results
We have implemented our timing-driven track routing algorithm in GNU C++ on a Linux
platform with an 1.4GHz Intel Centrino processor and 256MB memory. We have tested our
algorithm on the ISPD98 benchmark circuits [39] and the circuit specications are listed
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in Table IV. Since there is no timing information on these benchmark circuits, timing
constraints are randomly generated. Switching activities fij between any pair of nets are
also randomly selected from 0 to 1. The global routing solutions are obtained using a rip-
up and re-route router similar to [40]. An SOP solver [36], which is based on Genetic
Algorithm (GA), is used in our experiment. The only previous work close to our problem
formulation is by Tseng [21], but in Tseng’s work, tracks (crosspoints) are assigned using a
sequential greedy approach, followed by a space relaxation algorithm as a post-processing
procedure. Another crosstalk- and performance-driven greedy track routing algorithm is
introduced in Ho’s work [4]: for each clique, the longest segment l is rst assigned to the
uppermost available track. Then it chooses a segment h which has the min-coupling edge
with l and assign h to the rst available track starting from the top, then an unassigned
segment having the min-coupling edge with h is considered for the next iteration. This
procedure iterates itself until no more un-assigned segment is left in the clique. If there is
no available track for a segment h, h is declared as a failed segment. We have implemented
the following experiments for comparison:
1. GreedyCC: a greedy heuristic similar to the work of [4] except that we improved
their method by utilizing empty tracks (if available) as shields to further reduce cou-
pling capacitance.
2. SOPCC: SOP method except that it simply considers coupling capacitance, not its
effect on timing - this is done by assigning the edge weightwt(vi, vj) in the constraint
graph as the coupling capacitance between i and j.
3. SOPNPC: SOP method with no considerations of wire detours - this is done by
dropping the precedence constraints.
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4. SOP: our purposed SOP method considering coupling and detour induced delays
simultaneously.
Table IV. Circuit specication.
circuit no. of no. of no. of no. of tracks no. of tracks
name global cells global nets segments h. panel v. panel
ibm01 64 × 64 8.8K 39.8K 20 18
ibm02 80 × 64 15.7K 100.3K 35 43
ibm03 80 × 64 14.6K 79.4K 28 30
ibm04 96 × 64 17.9K 92.2K 34 37
ibm05 128 × 64 19.3K 247.5K 63 67
ibm06 128 × 64 21.9K 153.4K 30 35
ibm07 192 × 64 29.0K 225.7K 41 46
ibm08 192 × 64 36.3K 262.2K 35 43
Table V. Experimental results.
Circuit min. slack (ps) completion rate
Name GreedyCC SOPCC SOPNPC SOP GreedyCC SOPCC SOPNPC SOP
ibm01 -31 -26 -24 -18 98.85% 99.96% 99.92% 99.74%
ibm02 -348 -246 -248 -225 98.47% 99.91% 99.78% 99.60%
ibm03 -380 -320 -308 -278 96.73% 99.94% 99.94% 99.99%
ibm04 -167 -164 -135 -133 98.44% 99.99% 99.98% 100.00%
ibm05 -647 -772 -725 -607 95.26% 99.98% 100.00% 99.98%
ibm06 -345 -306 -333 -275 96.63% 99.98% 100.00% 99.84%
ibm07 -181 -208 -206 -145 97.84% 99.99% 99.98% 99.93%
ibm08 -177 -166 -209 -150 97.64% 99.96% 99.93% 99.90%
Avg. -285 -276 -274 -233 97.48% 99.96% 99.94% 99.87%
Table V and VI lists the experimental results of the GreedyCC, SOPCC, SOPNPC and
SOP approach. Completion rate is dened as the number of non-failed segments versus
the total number of segments. The experimental results show that the GreedyCC method,
although faster, produces poor completion rate and min slack. Compare to SOPCC and
SOPNPC, the SOP method yields greater min slack at the same level of completion rate.
The CPU time for our SOP method is reasonable considering the size of the circuits and
the GA based SOP solver which dominates our CPU time. This makes our method scalable
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Table VI. CPU time.
Circuit name GreedyCC (min:sec) SOPCC (min:sec) SOPNPC (min:sec) SOP (min:sec)
ibm01 0:42 1:35 1:38 1:33
ibm02 1:58 5:50 5:55 5:50
ibm03 1:31 5:04 5:23 5:01
ibm04 2:10 5:35 5:43 5:36
ibm05 6:41 25:24 24:33 24:46
ibm06 3:27 8:06 7:52 7:49
ibm07 7:51 18:22 18:45 16:38
ibm08 8:03 17:47 18:05 17:44
for larger circuits. In summary, the experimental results conrm the effectiveness of our
approach and lead to the following conclusions: (1) In timing-driven routing, merely con-
sidering coupling capacitance is not sufcient and its effect must be directly incorporated
into the delay computation. (2) The effect of wire detours presents an important role, how-
ever, it must be considered with the coupling capacitance induced delay simultaneously.
E. Conclusion
In this chapter, we have proposed a new timing-driven track routing algorithm considering
both coupling capacitance and wire detours. Unlike most of the previous work that consid-
ers only coupling capacitance, we optimize timing slack directly. We formulate our track
routing problem as two graph problems (minimum weight Hamiltonian path and minimum
weight bipartite matching) and further integrate them into a sequential ordering problem.
Experiments showed signicant timing improvement on benchmark circuits.
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CHAPTER IV
COUPLING AWARE TIMING OPTIMIZATION
AND ANTENNA AVOIDANCE IN LAYER ASSIGNMENT
In this chapter, we re-visit the layer assignment stage of physical design and propose tech-
niques to handle the coupling aware timing and the antenna problem simultaneously during
this stage. An improved probabilistic coupling capacitance model is suggested for coupling
aware timing optimization. The antenna avoidance problem is modeled as a tree partition-
ing problem with a linear time optimal algorithm solution. This algorithm is customized to
guide antenna avoidance in layer assignment. A linear time optimal jumper insertion algo-
rithm is also derived. Experimental results on benchmark circuits show that the proposed
techniques can lead to an average of 270ps timing slack improvement validated by track
assignment, 76% antenna violation reduction and 99% via violation reduction.
A. Introduction
The sustained progress of VLSI technology has altered the landscape of routing which
is a major physical design stage. In addition to traditional objectives such as congestion
and self RC dominated wire delay, routing tools need to handle problems emerged from
deep submicron era: coupling capacitance dominated wire delay and the antenna effect in
manufacturing.
The coupling capacitance problem has been recognized for a long time. However,
most of previous works [2,4,12,13,15,19,34] are focused only on controlling the amount of
coupling capacitance. These techniques are useful for reducing coupling induced glitches
but are inadequate for reducing coupling induced signal delays, as we have discussed in
details at chapter III. Therefore, merely controlling the amount of coupling capacitance is
not adequate and coupling induced timing must be optimized directly.
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The technology scaling also gives rise to manufacturability problems among which
the antenna effect is directly related to routing. In the manufacturing process, conductors
(such as gate poly and metal), which have not been covered by a shielding layer of oxide,
act like antenna that collect charges when exposed directly to the plasma [5]. If the charged
conductors are connected to only a gate oxide, Fowler-Nordheim (F-N) tunneling current
will discharge through the thin oxide and cause gate damage. The conductors connected
only to the gate oxide, which are normally in lower routing layers, are called antennas (see
Figure 15(a)). On the other hand, if the charges can be released through a low impedance
path connected to a diffusion, gate damages can be avoided. The risk of the antenna dam-
age to the gate oxide is proportional to the area and perimeter length of the antenna and
inversely proportional to the area and perimeter length of the gate oxide.
There are two major existing approaches on antenna avoidance: (1) jumper insertion
and (2) diode insertion. The jumper insertion approach [7] is based on the fact that wire
segments on top routing layers are normally fabricated at the end and therefore always
have low impedance path connected to diffusions. Therefore, a long antenna can be cut
shorter by switching the wire to the top layer for a short length and then switching it back
to its original layer as shown in Figure 15(b). The short segment on the top layer is called
jumper. Evidently, jumpers introduce extra vias and therefore degrade both manufacturing
yield and circuit timing performance. Diodes can be placed near the gates with antenna
violations and protect the gates by restraining the charge voltage level [6, 41]. However,
diode insertion depends on placement space and diodes present extra capacitive load to the
signal nets they are attached to.
On handling the coupling aware timing and the antenna problem, each step of routing
(global routing, layer assignment, track routing and detailed routing) has its own advantage
and weakness. In general, detailed optimizations [12,13,15,18] have more denite relevant
information but are normally restricted by global optimization results. In contrast, global
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Fig. 15. (a)An antenna. (b) Reduce antenna length by inserting a jumper. (c) Reduce an-
tenna length by layer assignment.
level optimizations [2, 19, 35] have much greater exibility on making changes but lack
precise information for evaluating solution quality. When the coupling aware timing and
the antenna problem are considered together with traditional design objectives, the high
complexity of the problem implies that efforts need to be made in every step to provide a
complete solution. Among these routing steps, layer assignment1 (similar as track routing
[3,21,22,34]) is in the middle and has a good compromise between information availability
and optimization exibility. Coupling aware timing optimization and antenna avoidance in
layer assignment can make subsequent optimizations in detailed routing much easier.
1There are other works on pre-global-routing layer assignment.
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In [23], an optimal minimum crosstalk layer assignment algorithm is proposed with
the assumption of VHV channel routing and pre-xed horizontal wires. A combined cou-
pling capacitance driven layer/track assignment technique is reported in [24]. However, this
work did not evaluate coupling capacitance quantitatively and only attempted to disallow
wires of simultaneous switching nets to be adjacent with each other. In [42], a layer as-
signment heuristic is proposed for crosstalk risk minimization without directly optimizing
timing. Layer assignment is also a proper step for handling the antenna problem since they
are directly related with each other. By assigning certain segments to top routing layers,
antenna violations can be avoided naturally as shown in Figure 15(c). In [43], an antenna
avoidance driven layer assignment algorithm is reported. However, it is restricted to only
HVH channel routings.
In this work, we consider the coupling aware timing and the antenna avoidance simul-
taneously in layer assignment together with traditional objectives including congestion and
via constraints. In order to improve the coupling aware timing performance, an improved
probabilistic coupling capacitance model is proposed. The antenna avoidance problem is
modeled as a tree partitioning problem with a linear time optimal algorithm solution. The
tree partitioning algorithm is extended for jumper insertion and generating dynamic guid-
ance for antenna avoidance during the layer assignment. The jumper insertion algorithm
can handle general Steiner tree topology in contrast to the work of [7] which is limited
to spanning trees. Experimental results on benchmark circuits show that the proposed
techniques can lead to an average of 270ps timing slack improvement validated by track
assignment, 76% antenna violation reduction and 99% via violation reduction.
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B. Problem Formulation
Our layer assignment takes a global routing result as input in which the entire routing region
is tessellated into an array of Global Routing Cells (GRCs) {g11, g12, ..g21, g22, ...} [2, 40].
The global route for a net is expressed in term of the GRCs that this net passes through.
Only global wires spanning at least one GRC are handled in the layer assignment. A com-
plete row (column) of GRCs is called a panel. In gridded routings, each horizontal/vertical
panel consists of a set ofKp uniformly spaced horizontal/vertical routing tracks per layer. If
a net passes through a GRC g, we assume it occupies an entire track in g for simplication.
Even though the simplication is pessimistic on congestion estimation, the pessimism may
compensate the optimism from neglecting local wires. For a long wire spanning multiple
cells, we allow it to be segmented at the boundary of GRCs and each chopped segment can
be assigned to different layers [25]. Since layer switching of the same wire route causes
vias, we consider the constraint that the number of vias between two adjacent GRCs cannot
be greater than a certain upper limit. Given a net Ni with source node i, the timing slack
si,v at a sink v of Ni is si,v = τv − χi,v where τv is a timing constraint or required arrival
time for sink v and χi,v is the delay from source i to v. Our problem formulation is given
as follows.
Layer assignment for coupling aware timing optimization and antenna avoidance:
Given an array of panels {p1, p2, ...} each of which is composed of Lp horizontal/vertical
layers and Kp routing tracks-per-layer, via constraints between adjacent GRCs, global
routes for a set of nets {N1, N2, ..., Ni, ...} each of which is composed of segments
{ei1, ei2, ..., eij, ...}, and timing constraints for each sink, assign each segment eij to a
layer within its corresponding panel such that (1) the minimum timing slack among all nets
is maximized and (2) the total number of antenna violations is minimized subject to panel
routing capacity and via constraints.
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C. Improved Probabilistic Coupling Capacitance Modeling
During layer assignment, the wire adjacency information is not available and therefore
it is hard to estimate the coupling capacitance directly. Many previous works on global
routings [2, 19] estimated coupling capacitance through trial track assignment which faces
a dilemma: a sophisticated track assignment [19] is too slow for just an estimation while
a simplied trial track assignment [2] may behave quite differently from the actual track
assignment in detailed routings and the estimation may be unreliable.
In chapter II , a pre-track-assignment probabilistic coupling capacitance model is pro-
posed. The computation of this probabilistic model is very fast. Even though it is some-
times inaccurate, it can capture the general trend of coupling capacitance risk. However,
the model in chapter II assumes that each wire has an equal chance to occupy a track.
This assumption neglects the fact that subsequent track assignment and detailed routing
often have certain crosstalk avoidance capability and tend to assign wires to sparse regions.
Therefore, the model in chapter II contains certain pessimism.
Assuming that coupling capacitance occurs only between segments in adjacent tracks
2
, we improve this probability model with anticipation of prospective crosstalk avoidance
in subsequent track assignment. Given a routing region with n uniformly spaced tracks
and k wire segments with identical length, the probabilistic coupling capacitance for a wire
segment in this region is determined by the probability that its adjacent tracks are occupied
by other wires. We include the following two anticipations in the probability computation.
• If the number of wires is no greater than half of the number of tracks, we can let the
probability of wire adjacency be zero since plenty of empty tracks can be inserted
between wires to avoid any wire adjacency.
2The simplication in this estimation is necessary for obtaining practical computation
speed. Accurate models are more suitable for subsequent detailed optimizations.
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• If the number of wires is greater than half of the number of tracks, we disallow
any two empty tracks to be adjacent with each other. If there are two empty tracks
adjacent with each other, the empty tracks are not fully utilized to shield wires from
coupling capacitance.
The above anticipations are in accordance with the behavior of a typical crosstalk avoidance
driven track assignment which normally attempts to utilize empty tracks as shields between
wires.
For a wire segment which is called target wire, the probability that it has adjacent
wires when k > dn/2e can be categorized into two scenarios: (1) Pr,1: probability that
there is an adjacent wire on one side and there is an empty track on the other side; (2)
Pr,2: probability that there are adjacent wires on two sides. The probability Pr,1 and Pr,2
can be expressed as Pr,1 = pik,n,1/pik,n and Pr,2 = pik,n,2/pik,n where pik,n,1 is the number
of permutations that the target wire has adjacent wire on one side, pik,n,2 is the number of
permutations that the wire has adjacent wires on both sides and pik,n is the total number
of permutations. These permutations are limited to the situations of no two empty tracks
adjacent with each other.
Improved probabilistic coupling capacitance model: Given a one-layer routing region r
with n uniformly spaced routing tracks and k wire segments with identical length, any wire
segment in this region has probabilistic coupling capacitance of:
Cr =


0 if k ≤ dn/2e;
CC · (
pik,n,1
pik,n
+ 2 ·
pik,n,2
pik,n
) otherwise.
(4.1)
where
pik,n,1 = 2
(
k − 1
1
)(
k − 1
n− k − 1
)
(k − 2)!(k − 1)
+2
(
k − 1
1
)(
k − 1
n− k
)
(k − 2)! (k > dn/2e) (4.2)
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pik,n,2 = 2
(
k − 1
2
)(
k − 1
n− k
)
(k − 3)!(k − 2) (k > dn/2e) (4.3)
pik,n =
(
k + 1
n− k
)
· k! (k > dn/2e) (4.4)
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Fig. 16. pik,n,1 case 1: the target wire has an adjacent wire on one side and an adjacent empty
track on the other side.
1. Derivation of pik,n,1 (Equation 4.2):
• Case 1: The target wire i is not on any boundary track and it has one adjacent
wire (Figure 16). First, another wire j is assigned to the neighbor of i and the
adjacent track on the side is kept empty. Wire j can be at either side of i and
this explains the rst factor of 2 in the rst line of Equation 4.2. Wire i, j and
the empty track are tied together as a bundle. The wire j is selected among the
remaining k − 1 wires with equal chance and the second factor in the rst line
of Equation 4.2 indicates the number of the selections. Next, we insert the
remaining n− k − 1 empty tracks to the k − 1 possible positions. The number
of such insertions is represented by the third factor in line 1 of Equation
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Fig. 17. pik,n,1 case 2: the target wire is on a boundary track.
No empty track can be inserted inside or beside the empty track of the bundle.
The bundle can be placed in k − 1 positions relative to other wires. For each
bundle position, there are k − 2 permutations for the remaining wires.
• Case 2: The target net i is on a boundary track (Figure 17). In this case, there
must be another wire j adjacent to i. First, we choose j among the rest k − 1
wires. Then, we insert n−k empty tracks to k− 1 positions. For the remaining
k−2 wires, there are (k−2)! permutations in total. The second line of Equation
4.2 represents this case. The factor of 2 indicates that the wire i can be on either
boundary of the region.
2. Derivation of pik,n,2 (Equation 4.3):
The target wire i has two adjacent wires (Figure 18). First, we choose two wires j
and h among k − 1 wires to be assigned adjacent with i. A bundle is formed by
wire i, j and h. The wire j and h can be on either side of i and this explains the
coefcient 2 in Equation 4.3. There are n− k empty tracks which can be inserted to
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Fig. 18. pik,n,2 : the target wire has two adjacent wires.
k − 1 positions among the wires except inside of the bundle. Relative to other nets,
the bundle can be placed in k− 2 positions. Last, we can obtain the permutations on
the remaining k − 3 nets.
3. Derivation of pik,n (Equation 4.4) :
First, n− k empty tracks are inserted among the k wires. Since empty tracks are not
allowed to be adjacent with each other, there are k + 1 positions for the n-k empty
tracks. Thus, there are
(
k+1
n−k
)
congurations. For each conguration, there are k!
permutations for all wires.
Figure 19 shows a comparison between the linear probabilistic coupling capacitance
model [26] and the improved probabilistic model.
Once the estimated coupling capacitance is obtained, the coupling induced delay to
each sink can be found easily. For details, please refer to chapter III.
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Fig. 19. Comparison of the improved probabilistic model with the linear model [26] when
k = 0 to 30 and n = 30.
D. Antenna Avoidance through Tree Partitioning
In this section, we will model the antenna avoidance problem as a tree partitioning prob-
lem with linear time optimal algorithm. The tree partitioning algorithm framework can be
extended for guiding antenna-avoidance-driven layer assignment and jumper insertion.
1. Tree Partitioning Problem Formulation
In routing or layer assignment, the term of antenna implies a sub-tree associated with a sink
node in a Steiner tree for a specic net. Assume each edge e in a Steiner tree T has already
been assigned to a layer layer(e). For a sink node v in T , let Ltop be the top-most layer
containing an edge in the path from source to v. Then, the antenna for v is the maximal
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Fig. 20. Example: antenna for a sink v.
subtree that contains v and is surrounded by (but excluding) edges on Ltop or layers higher
than Ltop. The edges on layer Ltop or higher are called separators. If a breadth rst search
is performed starting from v, and the search is terminated whenever a separator is met, the
visited edges form the antenna for v. In Figure 20, Ltop for sink v is metal 2 and the antenna
for v includes those edges in the highlighting box.
The objective of antenna avoidance is to ensure that the size (total wire length) for an
antenna is no greater than certain bound Amax assuming uniform wire width. Non-uniform
wire width can be handled easily by considering the total wire area of an antenna. The
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charge sharing among multiple sinks can be considered by increasing Amax proportionally
with the number of the sinks. Evidently, the size of an antenna can be reduced by properly
placing separators around it. Since separators have to be assigned to the top layer, too
many separators may intensify congestions on the top layer and may reduce the exibility
of coupling capacitance avoidance. Thus, the antenna avoidance problem can be formulated
as:
Tree Partitioning for Antenna Avoidance(TPAA): Given a Steiner tree, nd the minimum
number of separators such that the antenna size of each sink is no greater than Amax.
This problem formulation is very similar to the traditional tree partitioning problem
[44] 3 except the following differences: (1) The work of [44] considers to limit the total
node weight of each subtree instead of total wire length; (2) The work of [44] applies the
constraint of total node weight to subtrees without sinks as well.
2. Tree Partitioning Algorithm
In [44], a linear time optimal algorithm was proposed to solve the tree partitioning problem
they formulated. With small modication, the algorithm of [44] can be applied to solve the
TPAA problem. The pseudo code of the modied algorithm is given in Algorithm 3. This
algorithm selects separators greedily in a tree traversal from the deepest level (leaf nodes)
toward the source node. The subtree rooted at node u is denoted as Tu. The weight W (Tu)
indicates the total wire length in Tu. A branch of Tu is a subtree Tv plus its parent edge
(u, v).
The critical step of Algorithm 3 is loop from line 4 to line 8 which is an iterative greedy
branch removal. The set of child branches of node u is denoted as B(u). If there are m =
|B(u)| branches in B(u), a straightforward implementation of sorting or priority queue
3It is worth mentioning that an optimal tree buffering algorithm in [45] is also based
on [44] .
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Algorithm 3: Tree partitioning for antenna avoidance
Input : A Steiner tree.
Output: The minimum set C of separators.
C ← ∅;1
for i← maximum-level to 1 do2
while there is an unprocessed node u at level i do3
while W (Tu) > Amax and there is sink in Tu do4
remove the heaviest branch ((u, v) + Tv);5
C ← C ∪ (u, v);6
W (Tu) = W (Tu)−W ((u, v) + Tv);7
end8
end9
end10
results in runtime of O(m logm). In [44], a linear time algorithm of SPLIT is suggested
to implement this loop. For the completeness of the presentation, the SPLIT algorithm is
described as follows.
The SPLIT algorithm attempts to partition B(u) into two subsets BL(u) and BH(u)
such that
q ∈ BL(u) and r ∈ BH(u)⇒W (q) ≤ W (r) (4.5)∑
q∈BL(u)
W (q) ≤ Amax (4.6)
∑
q∈BL(u)
W (q) +W (r) > Amax, ∀r ∈ BH(u) (4.7)
After such partitioning is found, all branches in BH(u) are removed instead of going
through the loop in Algorithm 3. The pseudo code of the SPLIT algorithm is given in Al-
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gorithm 4. Initially, w = Amax and B(u) is partitioned into two subsets Bl(u) and Bh(u)
satisfying condition 4.5 using a Median-nd-and-Halve method and |Bh(u)| ≤ |Bl(u)| ≤
|Bh(u)|+ 1. Then condition 4.6 and 4.7 are checked in O(|B(u)|) time. If both conditions
are satised (line 7 of Algorithm 4), the desired partition is found and returned. If 4.6 holds
but 4.7 does not necessarily hold (line 8 of Algorithm 4), we continue to partition Bh(u)
into lower and higher subsets. If 4.7 holds but 4.6 does not hold (line 9 of Algorithm 4),
then Bl(u) is partitioned. The partitioning is repeated until all conditions are satised and
the union of all generated Bh(u) forms the BH(u) to be removed.
For example, the node u has ve branches represented by the weight of 6, 2, 9, 7 and
4, respectively, andAmax = 24. We invoke the algorithm by calling SPLIT({6,2,9,7,4},24).
After the initial Median-nd-and-Halve, the upper half partition is {9,7} and the lower half
is {6,2,4} with Wl = 12. Because Wl < w, we proceed to call SPLIT({9,7},12). This time
the Median-nd-and-Halve nds the upper half as {9}. Next, SPLIT({9},5) is called and
the branch of weight 9 is returned. As a result, the branch with weight of 9 is removed from
Tu.
Optimality. The optimality of Algorithm 3 can be directly derived from Lemma 1 and
Lemma 2 below. Since Algorithm 3 is very similar to the tree partitioning algorithm in [44],
the proof on optimality is also similar as [44].
LEMMA 1. Let p be a node in tree T such that W (Tp) > Amax and W (Tr) ≤ Amax, ∀r ∈
S(p). S(p) are the set of child nodes of p. Then there exists an optimal tree partitioning
containing edge (p, r0), where
W ((p, r0) + Tr0) = max{W ((p, r) + Tr), ∀r ∈ S(p)}. (4.8)
Proof: Since W (Tp) > Amax, any optimal partition C necessarily contains an edge
from Tp. Let (u, v) be such an edge in C from Tp. Clearly, C ′ = C − {(u, v)}+ {(p, r0)}
is a feasible solution and also optimal.
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Algorithm 4: SPLIT(B,w)
Input : A set B which contains branches to be partitioned.
Output: A set of Bh containing the minimum number of branches in B to be
removed.
if |B| = 1 then1
if W (B) ≤ w then return ∅ else return B;2
else3
Median-nd-and-halve(B), Bh = higher half of B;4
Wl =
∑
q/∈Bh
W (q);5
switch the value of Wl do6
case Wl = w return Bh;7
case Wl < w return SPLIT(Bh, w −Wl);8
case Wl > w return SPLIT(B − Bh, w) +Bh;9
end10
end11
LEMMA 2. Let (p,r) be in some optimal partition of T . If C1, C2 are optimal partitions of
T − Tp and Tr respectively, then C = C1 + C2 + {(p, r)} is an optimal partition for T .
Proof: Let C ′ be any optimal partition containing (p,r), and let C ′1, C ′2 denote the set
of edges in C ′ from T − Tp and Tr, respectively. Obviously, |C1| ≤ |C ′1| and |C2| ≤ |C ′2|.
Hence, |C| ≤ |C ′|.
Complexity. The Median-nd-and-Halve method only takes linear time and the complex-
ity for SPLIT algorithm is O(|B(u)| + |B(u)|
2
+ |B(u)|
4
+ · · · ) = O(|B(u)|). Since every
edge is processed only once in algorithm 3 with the SPLIT method, the overall complexity
of algorithm 3 is O(n) if n is the number of edges in the tree.
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3. Constrained Tree Partitioning in Layer Assignment
In reality, not all edges can be assigned to the top layer Ltop because Ltop has a preferred
routing direction and limited routing capacity. For example, if Ltop is for vertical wires,
a horizontal wire cannot be assigned to this layer. Therefore, we have to deal with a con-
strained tree partitioning problem. We dene a feasible branch as a branch such that its
root edge can be assigned to Ltop. For a subtree Tu, a maximal feasible branch is a feasi-
ble branch in Tu but is not contained in another feasible branch. In Figure 21, the dashed
edges cannot be assigned to Ltop and there are 3 maximal feasible branches (a, c) + Tc,
(d, e) + Te and (u, b) + Tb. The set of all maximal feasible branches for Tu is denoted
as BMF (u). Let Amax,reduced = Amax − (W (Tu) −
∑
∀b∈BMF (u)
W (b)). Then the con-
strained tree partitioning problem can be transformed to the TPAA problem by keeping
only BMF (u) in Tu and replacing Amax with Amax,reduced. Of course, there is no feasi-
ble solution if Amax,reduced < 0. By this transformation, the constrained tree partitioning
problem can be solved optimally in linear time through Algorithm 3. In implementation,
BMF (u) for each subtree Tu is maintained in the bottom-up traversal so that no explicit
transformation is necessary.
c
u
bd
a
e
Fig. 21. Dashed edges cannot be assigned to Ltop and there are 3 maximal feasible branches
(a, c) + Tc, (d, e) + Te and (u, b) + Tb.
60
Before every edge along a source-sink path has been assigned to a specic layer, Ltop is
not well dened. In practice, we let Ltop be the top-most routing layer available. Sometimes
Ltop can include a lower layer to allow greater exibility in optimization. Consider an
example where M1 and M3 are for horizontal wires, and M2 and M4 are for vertical wires.
If a net is mostly composed by horizontal wires and there is no feasible tree partitioning
using M4 as Ltop, M3 can be utilized as Ltop instead.
4. Tree Partitioning Based Jumper Insertion
Algorithm 3 can also be extended to Algorithm 5 for jumper insertion. The optimality
proof of Algorithm 5 is shown as folows.
LEMMA 3. Let p be a node in T such that W (Tp) > Amax and W (Tr) ≤ Amax, ∀r ∈
S(p). S(p) are the set of children of node p. If there exists a branch (p, rˆ) + Trˆ and
W (rˆ)+w(p, rˆ) > Amax, rˆ ∈ S(p) Then there exists an optimal tree partitioning containing
jumper j, where
W (Trˆ) + w(j, rˆ) = Amax (4.9)
Proof. Since W (Tj) = Amax, any optimal parition J necessarily contains a jumper in Tj .
Let h be such a jumper in Tj. Clearly, J ′ = J−h+j is a feasible solution and also optimal.
LEMMA 4. Let p be a node in T such that W (Tp) > Amax and W (Tr) +w(p, r) ≤ Amax,
∀r ∈ S(p). S(p) are the set of children of node p. Then there exists an optimal tree
partitioning containing jumper j right below p on edge (p, r0), where
W (Tr0) + w(p, r0) = max{W (Tr) + w(p, r)} (4.10)
Proof. Since W (Tp) > Amax, any optimal parition J necessarily contains a jumper from
Tp. Let h be such a jumper in J from Tp. Clearly, J ′ = J − h+ j is a feasible solution and
also optimal.
61
LEMMA 5. Let j be in some optimal partition of T . If J1, J2 are optimal partitions of
T − Tj and Tj respectively, then J = J1 + J2 + j is an optimal partition for T .
Proof. J is a feasible partition. Let J ′ be any optimal partition containing j, and let J ′1,
J ′2 denote the set of jumpers in J ′ from T − Tj and Tj respectively. Obviously, |J1| ≤ |J ′1|
and |J2| ≤ |J ′2|. Hence |J | ≤ |J ′|.
Lemma 3, 4 and 5 altogether lead to optimality of algorithm 5.
The loop between line 4 and line 13 in Algorithm 5 can be implemented with the
SPLIT algorithm. The jumper insertion algorithm in [7] is similar to Algorithm 5 except
two major differences: (1)The algorithm in [7] is designed for antenna avoidance planning
and is limited to spanning trees; (2) It does not use SPLIT technique and its complexity is
O(n logn) instead of O(n). Actually, the practical advantage of linear time SPLIT is not
obvious for Steiner trees since the node degree in a Steiner routing tree is normally small.
However, the node degree in a spanning tree can be up to O(n) and the SPLIT algorithm
may make signicant difference in practice. Therefore, the SPLIT based Algorithm 5 is
more useful in the scenario of [7].
E. Layer Assignment Heuristic
In this section, we will describe how to apply the probabilistic coupling capacitance model
for timing optimization and how to apply the tree partitioning techniques for antenna avoid-
ance in a layer assignment heuristic for a general multi-layer routing structure.
The layer assignment proceeds from one panel to another with the most congested
panel being processed rst. For each panel, layer assignment is rst performed in the most
congested routing region. The congestion is the ratio of the number wires vs. the number of
tracks in a region. A routing region is a set of consecutive horizontal (or vertical) GRCs.
Since congested regions are relatively difcult to deal with, they need to be processed early
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with large exibility. After the most congested region is processed, layer assignment is
repeatedly conducted on routing regions adjacent to processed regions in the same panel
till the entire panel is completed. This continuous expansion style is for preventing via
constraint violations.
For the layer assignment in each routing region, we rst decide if any wire segment
in this region is critical for antenna avoidance. If a wire segment is antenna-critical, it has
to be assigned to the top layer Ltop to avoid antenna effect. Whether a wire is antenna-
critical or not may depend on the wires which have already been assigned to certain layers.
For the example in Figure 22, each edge in {(a, b), (b, c), (b, d), (d, e)} has a weight of
1 with Amax = 2.5 and (a, b) has already been assigned to Ltop. If {(b, c), (d, e)} have
been assigned to layers lower than Ltop, (b, d) is a critical segment in Ta. However, if
{(b, d), (d, e)} are assigned to layers lower than Ltop, (b, c) is the critical segment instead.
The antenna-criticality of a wire e can be detected by a probing tree partitioning in which
the wire e is forbidden to be assigned to Ltop. If no feasible solution can be found, the wire
e is antenna-critical.
b
c
e
d
Tsrc
au
LtopLtop
v
eij
Fig. 22. Example for checking antenna-critical segments.
An initial tree partitioning is performed before the beginning of layer assignment
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to identify candidate separators. Since only candidate separators may become antenna-
critical, the antenna-criticality detection procedure is necessary only for candidate separa-
tors. If a none-candidate-separator edge of a Steiner tree is assigned to Ltop or a candidate
separator edge is assigned to a non-top layer, the tree partitioning needs to be run again to
update the candidate separators. During the layer assignment, some edges of a Steiner tree
may have already been assigned to certain layers. Thus, the probing tree partitioning or
the candidate separator updating is sometimes applied on a subtree isolated by separators
which have been assigned. For example, edge (u, v) has already been assigned to Ltop in
Figure 22 and the probing tree partitioning for edge eij is performed only on subtree Tv.
Once all antenna-critical segments in a routing region are identied, they are assigned
to the top layer Ltop. Next, a coupling aware timing driven layer assignment, as described in
chapter II, is performed for the other wire segments in the region. These non-critical wires
are sorted in non-increasing order of their timing slack. Then, these wires are partitioned
into a few subsets each of which corresponds to a routing layer. The subset of wires in nets
with relatively large(small) timing slacks are assigned to lower(upper) layer. Obviously, the
partitioning may affect the congestion of each layer and the delay due to the probabilistic
coupling capacitance. Hence, the partitioning is performed to maximize the minimum
timing slack among all nets in the routing region subject to routing capacity constraint.
The coupling capacitance is estimated by using our improved probabilistic model.
Vias may be induced when a wire is assigned to a layer different from its neighboring
region. If there are too many vias induced and the via constraint is violated, wires in the
routing region under current processing is heuristically swapped to remove the violations.
After the layer assignment is completed for a routing region, the timing slacks for nets in
this region are updated.
Please note that layer assignment alone cannot guarantee that the antenna problem
is completely solved because of the constraints of preferred routing directions and routing
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capacity. However, the antenna avoidance in layer assignment will at least reduce the work-
load for subsequent jumper insertion and reduce the overall via overhead. The pseudo code
of our layer assignment heuristic is shown in Algorithm 6.
F. Experimental Results
Our simultaneous timing-driven and antenna-avoidance-driven layer assignment heuristic
is implemented in C++. The experiment is performed on a Linux machine with a 1.4 GHz
CPU and 512MB memory. The benchmark circuits are obtained from the ISPD98/IBM
suites [39]. The circuit specications are shown in Table VII. The cell placement of the
circuits is generated by Dragon [46] and the global routing solutions are obtained from
a rip-up and re-route router [40]. Since there is no timing information provided with the
benchmark circuits, we set the timing constraint for each net as the initial delay plus a
random perturbation term. The maximum antenna length Amax is chosen similar to the
work of [7].
Experiments are performed to test our layer assignment method on both coupling
aware timing performance and the effect on antenna avoidance. Since there is no pub-
lished works with formulation similar to ours, the following methods are implemented and
compared with our method, to check the effect on coupling aware timing performance.
• Method 1: A layer assignment heuristic in which only the total coupling capacitance
is minimized and coupling capacitance estimation is based on a trial track assignment
similar as that in [2].
• Method 2: Almost same as our method except that the coupling capacitance is esti-
mated by a trial track/layer assignment method [2].
• Method 3: Almost same as our method except that the coupling capacitance is esti-
mated by using the linear probability model [26].
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All timing results in Table VIII are based on our coupling aware timing driven track routing
over the layer assignment results. Therefore, the values in Table VIII are not probabilistic.
In most cases, the timing result from method 2 is signicantly better than the result from
method 1. This indicates that merely optimizing total coupling capacitance is not sufcient
and optimizing coupling aware timing is better in general. However, the trial track assign-
ment employed in method 2 may lead to unreliable estimation on coupling capacitance and
therefore may result in very poor solution. This can be seen for the case of ibm10. By using
a probability model as in method 3, the overall timing becomes much better. The improved
probability model utilized in our method can make further improvement compared with
method 3.
Please note that both coupling aware timing optimization and antenna avoidance are
performed simultaneously in our layer assignment. For antenna avoidance in layer assign-
ment, there is no previous work for general multi-layer routings. Therefore, we compare
our method (LAAA) with a similar baseline layer assignment (LA) without antenna avoid-
ance. The total number of antenna violations from these two methods are shown in column
2 and 3 of Table IX. On average, our method can reduce the number of antenna violations
by 76%. In order to see the overall picture, we also demonstrate the result of Jumper Inser-
tion (JI) with Algorithm 5 after the layer assignment. Since jumpers bring extra vias, the
number of via violations due to jumpers are shown in the right two columns of Table IX.
Via violation indicates the number of vias exceeding the allowed upper limit between two
adjacent GRCs. We can see that our method results in 99% less number of via violations. In
other words, the antenna avoidance in layer assignment can greatly improve the feasibility
of jumper insertions.
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G. Conclusions
In this chapter, we propose to perform coupling aware timing optimization and antenna
avoidance simultaneously in layer assignment. An improved probabilistic coupling capac-
itance model is suggested to facilitate the coupling aware timing optimization. The exper-
imental result on the timing is validated with a coupling aware timing driven track router.
The antenna avoidance in layer assignment is modeled and solved with tree partitioning
algorithm. Experimental results show that (1) directly optimizing coupling aware timing
is indeed necessary; (2) the proposed probability model correlates well with track routing
results; (3) antenna avoidance in layer assignment can greatly improve the feasibility of
jumper insertion.
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Algorithm 5: Jumper insertion
Input : A Steiner tree.
Output: A minimum set J of jumpers which partitions the tree such that the
weight of each resulting subtree is no greater than Amax.
J ← ∅;1
for i← maximum-level to 1 do2
while there is an unprocessed node u in level i do3
while W (Tu) > Amax and there is sink in W (Tu) do4
if there exists a branch W ((u, v) + Tv) > Amax then5
insert a jumper j at an exact position in (u, v) such that (u, v) is6
partitioned into (u, j) and (j, v) and W (Tj) = Amax;
7
else8
insert a jumper j right below u on the heaviest branch (u, v) + Tv9
of Tu.
end10
J ← J ∪ j;11
update W (Tu);12
end13
end14
end15
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Algorithm 6: Layer Assignment
Determine Ltop for each net;1
Perform algorithm 1 on each net and nd candidate separators;2
Sort routing regions in non-increasing order of congestion;3
foreach unprocessed routing region r do4
foreach candidate separator eij ∈ r do5
Detect antenna criticality for eij;6
if a segment eij is critical then7
assign eij to its Ltop layer;8
end9
end10
Sort non-critical segments in non-increasing order of their minimum timing11
slacks;
Partition non-critical segments for layer assignment such that the minimum12
timing slack among all nets in r is maximized;
Swap segments to remove any via violation;13
if a non-candidate-separator is assigned to Ltop then14
Run algorithm 1 on subtrees to update candidate separators;15
end16
if a candidate separator is assigned to layer < Ltop then17
Run algorithm 1 on subtrees to update candidate separators;18
end19
end20
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Table VII. Benchmark circuit specication.
Circuit #GRC #nets #tracks #tracks
verti panel hori panel
ibm01 64 × 64 8.8K 10 10
ibm02 80 × 64 15.7K 22 18
ibm03 80 × 64 14.6K 15 14
ibm04 96 × 64 17.9K 19 17
ibm05 128 × 64 19.3K 34 32
ibm06 128 × 64 21.9K 18 15
ibm07 192 × 64 29.0K 23 21
ibm08 192 × 64 36.3K 22 18
ibm09 256 × 64 41.6K 18 14
ibm10 256 × 128 43.7K 23 20
ibm11 256 × 128 50.0K 13 12
ibm12 256 × 128 51.6K 18 15
ibm13 256 × 128 59.4K 13 12
Table VIII. Experimental results on coupling aware timing validated through track assign-
ment.
Minimum slack (ps) CPU(sec)
Circuit Method 1 Method 2 Method 3 Our method Our method
ibm01 -55 -52 -41 -27 10
ibm02 -112 -144 -73 -62 50
ibm03 -66 -26 -25 -24 36
ibm04 -175 -101 -45 -39 43
ibm05 -245 -78 -57 -56 415
ibm06 -265 -76 -55 -41 81
ibm07 -843 -381 -180 -215 144
ibm08 -356 -226 -147 -147 228
ibm09 -474 -307 -109 -69 162
ibm10 -1044 -2185 -456 -173 562
ibm11 -255 -166 -118 -107 221
ibm12 -535 -355 -166 -95 331
ibm13 -265 -218 -105 -90 213
Average -361 -332 -121 -88 192
Table IX. Experimental results on antenna violations and via violations.
# Antenna violations # Via violations
Circuit LA LAAA LA+JI LAAA+JI
ibm01 1002 208 923 1
ibm02 2471 294 2169 2
ibm03 1919 420 2016 32
ibm04 1490 274 2267 3
ibm05 5645 301 6332 0
ibm06 1920 124 2662 0
ibm07 4092 144 6488 5
ibm08 7425 2089 7049 113
ibm09 7487 1647 8405 0
ibm10 11679 2818 20144 79
ibm11 7998 2452 4130 99
ibm12 11006 3444 13668 121
ibm13 7438 2913 10440 163
Average reduction 76% 99%
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CHAPTER V
DICER: DISTRIBUTED AND COST-EFFECTIVE REDUNDANCY
FOR VARIATION TOLERANCE
Increasingly prominent variational effects impose imminent threat to the progress of VLSI
technology. This work explores redundancy, which is a well-known fault tolerance tech-
nique, for variation tolerance. It is observed that delay variability can be reduced by making
redundant paths distributed or less correlated. Based on this observation, a gate splitting
methodology is proposed for achieving distributed redundancy. We show how to avoid
short circuit and estimate delay in dual-driver nets which are caused by gate splitting. A
spin-off gate placement heuristic is developed to minimize redundancy cost. Monte Carlo
simulation results on benchmark circuits show that our method can improve timing yield
from 59% to 72% with only 0.3% increase on cell area and 2.2% increase on wirelength on
average.
A. Introduction
When VLSI technology approaches nanoscale regime, circuit performance is increasingly
affected by variational effects such as process variations [47], power supply noise [48],
coupling noise [49], soft delay error [50] and temperature changes [51]. In order to have
sufcient safety margins for the variations, circuit designers have to set unnecessarily ag-
gressive timing targets which may waste both design effort and power [52]. On the other
hand, current circuit designs are progressively limited by power budget [53] and unnec-
essary waste on power is no longer tolerable. Therefore, timing variations need to be
minimized together with critical path delays during timing optimization. Recently, several
statistical gate sizing methods [8, 54, 55] are proposed for process variation aware timing
optimization.
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In this work, we explore another direction - hardware redundancy - for improving tim-
ing tolerance to variations. Hardware redundancy1 is a well known technology for fault tol-
erant systems [56]. In circuit designs, redundant transistors can help to reduce the chance of
stuck-open faults [57]. Redundant vias [58] and redundant connections [59] are employed
to improve manufacturing yield. Mesh [60] and redundant connections [8] have already
been utilized to reduce clock skew variability. In contrast, redundancy has rarely been
mentioned for signal path timing variation tolerance until the recent work of [9]. In [9],
Triple Modular Redundancy(TMR), which is a classic fault tolerance technique, is applied
in re-synthesis for variation tolerance [9]. However, this work is limited to pre-layout de-
signs and does not consider interconnect delay which is a widely-recognized dominating
factor for circuit timing.
In general, redundancy is a relatively expensive technique. For example, TMR re-
quires two replicates of the original module plus a voting circuit and therefore at least
triples the hardware cost and power consumption. Although redundancy is suitable for
fault tolerance, it is often an unaffordable overkill for variation tolerance. In [9], substantial
effort is made to modify the TMR technique so that the hardware replication is minimized.
Nevertheless, the re-synthesis method in [9] still causes 20% increase on cell area for 10%
improvement on delay variation tolerance.
In fault tolerance driven redundancy designs, common-mode failure (CMF) [56,61] is
an important issue. In a redundant system, a common-mode failure occurs when a single
failure affects more than one identical modules at the same time [61]. Obviously, a redun-
dant system is more likely to fail when a CMF occurs. In order to protect redundant systems
against CMFs, people advocate design diversity [61] which implies different implementa-
1Other typical redundancy techniques include information redundancy, timing redun-
dancy and software redundancy. We refer hardware redundancy simply as redundancy in
this work.
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tions of the replicated modules. Another example is differential signaling [62] which is
employed to cope with common-mode noise. In the world of variations, the corresponding
issue is correlation among variations. An occurrence of multiple perfectly correlated vari-
ations is an analogue of a CMF. Partially correlated variations, which are typical cases of
intra-die variations [63, 64], can be treated as partial CMF. Corresponding to design diver-
sity, less correlation among the redundant parts of a circuit implies that the redundancy is
more robust to variations. This observation inspires us to explore distributed redundancy
for delay variability reduction.
In this work, we propose a new variation tolerance driven redundancy methodology
through gate splitting. Our major contributions are listed as follows.
• We reveal the relationship between spatial correlation and delay variability through
an Elmore delay based analysis and SPICE based Monte Carlo simulations. The
result shows that less correlation in redundancy may lead to less delay variability.
• According to the above observation, we propose a distributed redundancy technique
based on gate splitting.
• We show how to avoid short circuit in dual-driver nets which are caused by gate
splitting. We also developed an Elmore-like delay estimation method for dual driver
nets.
• A spin-off gate placement heuristic is developed to minimize the cost of the dis-
tributed redundancy. In general, the cost of our method is signicantly less than that
of [9].
• The proposed redundancy methodology is designed for post-placement optimization,
therefore, the corresponding timing results are more meaningful than that of [9].
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Please note that our approach is radically different from traditional gate duplication
works [6567] even though they have some supercial resemblance. The spin-off gate
and the original gate drive the same set of nets in our approach while in traditional gate
duplication works [6567] the duplicated gate and the original gate drive separated nets
and no signal redundancy exists. The proposed technique can be applied together with
statistical gate sizing [8, 54, 55] to further improve timing yield which is the probability of
satisfying timing constraints considering variations.
Monte Carlo simulations are performed on benchmark circuits after placement le-
galization by commercial tool. Spatially correlated process variations and power supply
variations are considered in the simulations. The results show that our method can improve
timing yield from 59% to 72% with only 0.3% increase on cell area and 2.2% increase on
wirelength on average.
B. Motivation Examples
In this section, we will use a few examples to demonstrate that delay variability depends
on the correlation between redundant paths. These examples, which include both Elmore
delay based analysis and SPICE based Monte Carlo simulations, motivate us to pursue
distributed redundancy for delay variability reduction.
1. Elmore Delay Based Analysis
The rst example is simply a 1-sink net as shown in Figure 23(a). The wire is split into
two halves which are routed separately as in Figure 23(b). Please note that the wire area in
(b) is the same as in (a) as the wire width in (b) is a half of that in (a). We will show that
the variability of the delay from the driver to the sink is less in (b) than in (a) through an
Elmore delay based analysis.
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(a)
Driver
Sink
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u
Fig. 23. A simple example of redundancy.
Obviously, Figure 23(b) is a non-tree routing and the delay can be obtained by the tree
partitioning and link insertion method [68]. More specically, a non-tree can be partitioned
into a tree plus a set of link edges. The Elmore delay in the tree can be calculated easily.
Then, the non-tree delay can be obtained by successively adding the link edges and updat-
ing the delay. The non-tree in Figure 23(b) can be partitioned into two parts connected by
a virtual link resistor R = 0 as in Figure 23(c). In this partitioning, the sink capacitance is
split into two equal parts u and v which are at the same location even though they are drawn
separately in Figure 23(c). If the Elmore delays without link R are tu and tv, respectively,
the delays after inserting link R = 0 become [68]:
tˆu = tu −
tu − tv
ru − rv
ru (5.1)
tˆv = tv −
tu − tv
ru − rv
rv (5.2)
where ru and rv are equal to the Elmore delay at u and v, respectively, when node ca-
pacitance Cu = 1, Cv = −1 and the other node capacitances are zero [68]. By dening
α = ru
ru−rv
, the above equations can be rewritten as:
tˆ = tˆu = tˆv = (1− α)tu + αtv (5.3)
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It is not difcult to see that rv < 0 and therefore 0 < α < 1.
Observation 1: In an RC circuit, a short (link resistor of R = 0) between two redundant
paths averages the delays of the two paths.
Since Equation (5.1) and (5.2) hold for any arbitrary non-tree, observation 1 is true
for general RC circuits although it is derived based on the example of Figure 23 for the
simplicity of illustration.
If variations are considered, delay tu and delay tv become two random variables with
standard deviation σu and σv , respectively. Let the covariance between tu and tv be σu,v.
Since the delay tˆ is a linear combination of tu and tv, the variance of delay tˆ is given by [69]:
σˆ2 = (1− α)2σ2u + α
2σ2v + 2α(1− α)σu,v (5.4)
If α is approximated as a constant, we can reach the following conclusion which is an
important basis of our work.
Observation 2: The delay variance of shorted redundant paths in an RC circuit in-
creases(decreases) as the covariance among the redundant paths increases(decreases).
The rationale behind observation 2 or Equation (5.4) is that less correlated delay vari-
ations along redundant paths have more chances to cancel out each other in the delay av-
eraging implied by observation 1. Please note that Observation 2 does not depend on any
specic variation model and is applicable for many different kinds of variations such as
process variation, power supply noise and temperature change.
Since the correlation between two redundant path delays normally increases when they
are moved close to each other [64], the layout in Figure 23(a) can be treated as aggregated
redundant paths with perfect correlation. Thus, σˆ2 has the maximal value in Figure 23(a)
when covariance σu,v reaches its maximal value of σuσv. On the other hand, separating
redundant paths apart as in Figure 23(b) can reduce spatial correlation between the two path
delays and thereby reduce the variability of the averaged delay tˆ. This observation implies
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that gate/wire sizing [8, 55] improves timing yield more through reducing nominal delays
than through reducing delay variability. Therefore, making redundancy to be distributed
may reduce delay variability further than performing gate/wire sizing alone. This is very
similar as the diversied redundancy design in fault tolerant systems [61].
2. SPICE Based Monte Carlo Simulations
Since the Elmore delay model is sometimes inaccurate despite its high delity [38], we
perform SPICE based Monte Carlo simulations to verify observation 2. To be more gen-
eral, buffers are included in the interconnect. Buffer gate length variation and wire width
variation are considered and assumed to follow Gaussian distribution [64]. A layout area is
tessellated into an array of tiles indicated by the dashed grid in Figure 24. The spatial cor-
relations among the variations are handled by applying the Principle Component Analysis
(PCA) method on this grid as in [64]. The variations in the same tile are approximately
treated with perfect spatial correlation. Two variations at two tiles far apart have relatively
small spatial correlation.
Two cases are tested. In the rst one, a single wire path with one buffer in Figure 24(a)
is split into two wire paths and two buffers as in Figure 24(b). The buffer and wire size
in Figure 24(b) is a half of that in Figure 24(a). Therefore, there is no buffer or wire area
change due to the splitting. The distance between the two redundant paths in Figure 24(b)
is specied in term of the number of tiles between the two buffers in rectilinear space. For
example, the distance between the two paths in Figure 24(b) is 2. We vary the distance and
observe the impact to delay variations at the sink. The other case is very similar except that
two buffers are split into four buffers as shown in Figure 24(c) and (d). The distance in
Figure 24(d) is 6.
The Monte Carlo simulation results are depicted in Figure 25. The horizontal axis
indicates the distance between two redundant paths. The zero distance results are obtained
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(c)
(a) (b)
(d)
BufferBuffer
Fig. 24. Layout congurations for Monte Carlo simulations.
before the splitting. As the distance varies, the change on the mean value of delays is
negligible. In other words, the splitting does not affect the nominal delay. Therefore, only
the delay variations in term of standard deviation are shown in Figure 25. The results of
Figure 25(a) are from the case of two split buffers in Figure 24(b). The lower curve is from
the result considering only buffer gate length variations while both the gate length variation
and the wire width variation are included for the upper curve. The results of the four buffer
case in Figure 24(d) are shown in Figure 25(b). All these curves show a common trend that
the delay variation reduces when the redundant paths are far apart and the spatial correlation
is reduced. These are supporting evidence for Observation 2 based on accurate gate and
wire models.
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Fig. 25. Standard deviations of delay vs. distance between split buffers.
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C. Gate Splitting Methodology
Based on observation 2, we propose a gate splitting technique for reducing signal delay
variability. The basic idea of gate splitting is illustrated in Figure 26. A gate G0 on the
timing critical path is split into two halves and the spin-off gate Gf is placed some distance
away from G0 with separated wire connections indicated by the dashed lines.
G2
G0G1
Gf
Critical path Critical sink
Fig. 26. An example of gate splitting. Gf is the spin-off gate and the dotted rectangle is the
feasible region.
If gate G0 originally has size w0, its size after splitting and the size of spin-off gate
Gf are w0/2. If there is no gate of size w0/2 in cell library, they are rounded to the closest
available size in library. Alternatively, we can perform gate duplication where G0 retains
its original size and the size of gate Gf also equals w0. However, the gate duplication here
is quite different from traditional gate duplication works [6567] in which the duplicated
gates drive separated nets and no signal redundancy exists. Therefore, we use the term of
gate splitting to avoid confusion. In fact, the sizes of G0 and Gf can be tuned in a post
processing for either gate splitting or gate duplication.
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Another issue worth discussion is wiring cost. Even though it seems that layout in
Figure 24(b) has the same wire area as that in Figure 24(a), the former consumes more
wire pitch than the later. In modern IC designs, wire resource is more scarce than gate
resource. In addition, separated wires may encounter more crosstalk noise. Therefore,
we emphasize more on gate splitting than wire splitting and try to minimize extra wires
incurred by gate splitting.
The gate splitting can be performed after either cell placement or global routing. With-
out loss of generality, we assume that the input for gate splitting includes a cell placement
solution and Steiner trees for each signal net. We propose a gate splitting methodology
which is composed by the following four phases.
1. Gate selection. In this phase, the gates to be split are identied. There are two
options for the selection. One approach is to select gates based on their timing crit-
icality and variability. For example, gates along paths with large disutility function
value [8] can be selected. The other approach is to select gates according to a gate
sizing solution [8, 55, 70, 71] as gate sizing algorithms are mostly decided by timing
criticality [8,55,70,71] and/or timing variability [8,55]. Usually the gates along tim-
ing critical paths are sized up. The gates which are sized up in sizing can be regarded
as aggregated redundancy and can be split to obtain distributed redundancy.
2. Spin-off gate placement. The spin-off gates are placed such that they are far apart
from the original gates, the monotonicity of each critical path is not degraded, short
circuit in dual-driver nets is avoided(Section 1) and the wiring cost is minimized.
This phase will be discussed in details in Section E.
3. ECO placement and placement legalization. The spin-off gate placement may
cause cell overlaps which need to be removed through ECO(Engineering Change Or-
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der) placement or placement legalization. There are existing ECO placer and place-
ment legalizer tools which can be adopted directly.
4. Spin-off gate connection. The spin-off gates need to be connected to their fanin and
fanout nets through wires. For each fanin net, an extra sink due to the spin-off gate
is added and a new Steiner tree [72] can be constructed to accommodate this change.
For the fanout net, the spin-off gate make it become a dual-driver net. Since there is
no Steiner tree algorithm for dual-driver nets, to the best of our knowledge, we just
connect the spin-off gate with the original fanout Steiner tree through the shortest
feasible routes considering wiring blockages and congestions. If the gate splitting is
performed after global routing, then ECO routing needs to be conducted.
D. Handling Dual-driver Nets
Due to the gate splitting, a net may be driven by two drivers as in Figure 26. This phe-
nomenon raises two issues which do not exist in conventional single driver routings. One
is the risk of short circuit between the two drivers. The other is the fast estimation of signal
delays in dual-driver nets.
1. Short Circuit Avoidance
If the signal arrival times at the two drivers are different, there is a risk of short circuit
between power supply and ground through the two drivers. For the example in Figure 26,
gate G0 and Gf drive the same net. If the output of G0 switches to high while the output of
Gf is still at low, there is a direct short circuit path from power supply to ground through the
output of G0 and Gf . However, there is time delay for a signal to be propagated from one
driver to the other driver. If this delay is greater than the difference of signal arrival time
at the drivers, there is no sufcient time to establish the short circuit current. According
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to this observation, we apply the following design criterion for short circuit avoidance in
dual-driver nets.
Let the upper bound of difference between signal arrival time at gate G0 and Gf be
∆0f,max considering variations. If the signal delay from a fanin gate Gi to G0 and Gf are
ti,0 and ti,f , respectively, this upper bound is:
∆0f,max = max
∀Gi∈Gin
|ti,0 − ti,f | (5.5)
where Gin is the set of fanin gates for G0 and Gf .
In the fanout Steiner tree of G0 and Gf , the lower bound τ0;f (τf;0) of delay from
G0(Gf ) to Gf (G0) can be obtained through the method of [73]:
τ0;f =
∑
euv∈path(G0;Gf )
R2uvCv∑
euv∈path(G0;Gf )
Ruv
(5.6)
where euv indicates an edge between node u and v, Ruv is the edge resistance and Cv is
the total capacitance downstream of node v. Then the criterion for avoiding short circuit
between G0 and Gf is:
min(τ0;f , τf;0) > β∆0f,max (5.7)
where β > 1 is a constant parameter for extra safety margin.
2. Dual-driver Delay Estimation
Even though signal delay in a dual-driver net can be computed by SPICE or model order
reduction methods such as AWE [74], an Elmore-like method is necessary for fast delay
estimation during optimizations. We solve this problem by transforming a dual-driver net
to an equivalent single driver net.
If there are two drivers for a net as in Figure 27(a), the term of signal delay is not
well dened as the signal departure time from the two drivers may be different. More
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precisely speaking, we need to nd the signal arrival time ti to a node i in the net given the
signal departure time t1 and t2 from node 1 and node 2 in Figure 27(a). Without loss of
generality, it can be assumed that t1 ≥ t2, i.e., t1 = t2 +∆ and ∆ ≥ 0. Now let us consider
inserting a virtual resistance Rv between the signal source s1 and node 1. If the signal
delay across the virtual resistance equals ∆ and the signal departure time from s1 is t2, the
signal departure time t1 at node 1 is not changed after this virtual resistance insertion. If
the signal departure time at both s1 and s2 are t2 after this insertion, we can merge s1 with
s2 into a single source as shown in Figure 27(b). Please note that this merging does not
affect the gate driving capability as the driving capability is decided only byRd1 andRd2 in
this model. After this merging, the dual-driver net in Figure 27(a) is converted to a single
driver net.
ii
Rd1 Rd1
Rd2Rd2
(a)
s1
1
2
1
2
s2s2
Rv
(b)
Fig. 27. The dual driver net in (a) can be converted to the single driver net in (b) when signal
departure time t1 at node 1 is no less than the signal departure time t2 at node 2.
In the above transformation, we also need to nd the value of the virtual resistance Rv
such that the delay across it is equal to ∆. Since the net in Figure 27(b) has a single driver,
the signal delay t1 at node 1 is well dened by letting the signal departure time t2 = 0.
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Evidently, t1 is a function t1(Rv) depending on Rv and the value of Rv can be obtained by
solving the equation t1(Rv) = ∆.
Since the non-tree here is special case which is 2−edge connected [59], an analytical
expression for function t1(Rv) can be obtained by the tree partitioning and link insertion
method [68]. A graph is k−edge connected if it cannot be separated by removing less than
k edges. Hence, for a 2−edge connected non-tree, we can always nd a single node, which
is called joint node, such that the non-tree can be transformed into a tree by tearing the joint
node into two separated nodes u and w. In fact, Figure 23(c) is an example of such node
tearing if the link resistor R is removed. We can rst obtain the delay expression t1(Rv)
in the resulting tree and then update it by merging u and w or inserting a zero resistance
between them.
The node tearing separates the non-tree in Figure 27(b) into two subtrees T1, which is
driven through Rv and Rd1, and T2 which is driven through Rd2. If node u ∈ T1 and node
w ∈ T2, the delay at node 1 equals RvC1 where C1 is the total downstream capacitance at
node 1 in subtree T1. After node u and node w are merged back, the delay at node 1 has to
satisfy [68]:
t1(Rv) = RvC1 −
tu − tw
ru − rw
Rv = ∆ (5.8)
where tu and tw are delays at node u and w before the merging. The values of ru and rw are
equal to the Elmore delay at u and w, respectively, when node capacitance Cu = 1, Cw =
−1 and the other node capacitance are zero [68].
Since u ∈ T1, tu can be decomposed as tu = RvC1 + t1,u where t1,u is the delay from
node 1 to u before merging. Similarly, ru can be decomposed as ru = Rv + R1,u where
R1,u is the total path resistance from node 1 to node u. The value of −rw is equal to the
total path resistance R2,w from node 2 to node w before the merging. Then the value of Rv
85
can be derived from Equation (5.8) as:
Rv =
(R1,u +R2,w)∆
(R1,u +R2,w)C1 + tw − t1,u −∆
(5.9)
E. Spin-off Gate Placement
1. Problem Formulation
The spin-off gates (like Gf in Figure 26) need to be placed such that they are far apart from
the original gates, the monotonicity of each critical path is not degraded, short circuit in
dual-driver nets is avoided and the wiring cost is minimized. The short circuit avoidance
constraint has been introduced in Section 1. The other objectives and constraints will be
described as follows.
Monotonicity is one of the most desired properties for timing critical paths. For a
path a ; b ; c which starts from node a and then reaches node c through node b, it is
monotone if length(a ; b) + length(b ; c) = length(a ; c). If node b is outside
of the minimum bounding box containing a and c, path a ; b ; c is not monotone.
Obviously, a monotone path can achieve better timing than a non-monotone path. This
fact motivates gate duplication works [66,67] to straighten non-monotone critical paths for
timing improvement.
In our work, we wish to reduce delay variability without hurting the nominal delay.
Therefore, we need to ensure that the spin-off gate placement does not degrade mono-
tonicity of each critical path. This can be achieved by restricting spin-off gates within the
feasible region [67] of the critical paths it is associated with. The concept of feasible re-
gion is suggested in [67] and we restate it here for the completeness of the description.
Consider splitting a gate G0 with fanin gates Gin = {G1, G2, ..., Gm}. Let Gc ⊆ Gin be the
set of fanin gates on timing critical paths and v0,c be the most critical sink in the fanout net
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of G0. The feasible region Rf (Gj, G0, v0,c) for a fanin gate Gj ∈ Gc is simply the mini-
mum bounding box containingGj, G0 and v0,c. The feasible region Rf(Gc, G0, v0,c) for the
entire set of critical fanin gates is the overlap of the feasible regions for all gates in Gc. As
an example shown in Figure 26, the dotted bounding box is the feasible region and G1 is
the only fanin gate of Gf on timing critical paths.
A major objective of spin-off gate placement is to separate it far apart from the orig-
inal gate so that the spatial correlation between them as well as the delay variability can
be reduced. Thus, the distance between the original gate G0 and the spin-off gate Gf is
d(G0, Gf) needs to be maximized in the spin-off gate placement.
Last but not the least, the wiring cost needs to be minimized. Since expensive cost is
a major hurdle that prevents wide application of redundancy for variation tolerance, cost
minimization is a major goal in our method. As gate and wire size can be tuned in a post
processing, we focus on wirelength minimization in the spin-off gate placement.
The wiring cost is determined by the wire connection between the spin-off gate Gf
and T0, which is the fanout Steiner tree driven by G0, and the set of fanin Steiner trees
T = {T1, T2, ..., Tm} for gate G0. In order to quantify the wiring cost, we need to dene
the distance d(Gf , Ti) between gate Gf and a Steiner tree Ti ∈ {T0, T1, ..., Tm}. This is
based on dening the distance d(Gf , euv) between Gf and an edge euv ∈ Ti with two
end nodes u and v. The distance d(Gf , euv) is equal to the distance between the location
(xf , yf) of Gf and the closest connection point (xc, yc) which is given by:
xc = median(xf , xu, xv)
yc = median(yf , yu, yv)
where (xu, yu) and (xv, yv) are the coordinates of node u ∈ Ti and node v ∈ Ti, respec-
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tively. Thus, the distance between Gf and edge euv is:
d(Gf , euv) =
√
(xf − xc)2 + (yf − yc)2 (5.10)
Then, the distance between gate Gf and Steiner tree Ti is dened as
d(Gf , Ti) = min
∀euv∈Ti
d(Gf , euv) (5.11)
The above objectives and constraints can be summarized as a formulation of the spin-
off gate placement problem as:
SGP :
Minimize
∑m
i=0 ωid
2(Gf , Ti)− λd
2(Gf , G0) (5.12)
Subject to Gf ∈ Rf(Gc, G0, v0,c) (5.13)
min(τ0;f , τf;0) > β∆0f,max (5.14)
where ωi and λ are non-negative weighting factors. The rst term in the objective function
(5.12) is for wiring cost minimization and the second term is to separate the spin-off gateGf
apart from the original gateG0. The reason that we employ the quadratic objective function
in (5.12) is the same as conventional quadratic placement [75]. The weighting factor ωi is
decided based on the timing criticality. We adopt the timing criticality denition in [76].
The maximum combinational logic path delay from primary input (or ip-op) to primary
output (or ip-op) is denoted as Dmax and the timing slack at gate Gi is represented as
slack(Gi). Then, the timing criticality or the net weight can be obtained as [76]:
ωi = (1−
slack(Gi)
Dmax
)γ (5.15)
where γ is a constant.
The constraint (5.13) is to restrict the spin-off gate within the feasible region so that
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there is degradation on the monotonicity of critical paths. The constraint (5.14) is for short
circuit avoidance in dual-driver nets.
2. Algorithm
The spin-off gate placement problem SGP formulated above is difcult to be solved di-
rectly because of two reasons. The constraint (5.14) is troublesome. Depending on the
location (xf , yf) of the spin-off gate, the connection point on the fanout Steiner tree T0
may change from one edge to another edge. Thus, τ0;f and τf;0 are not continuous func-
tions with respect to the location (xf , yf). Similarly, the distance function d(Gf , Ti) in the
objective function (5.12) is not well-behaved as the connection point vi,c varies depending
on location (xf , yf).
We employ two common and effective techniques - relaxation and restriction - to
handle the difculties on solving SGP . The relaxation is applied to constraint (5.14),
i.e., constraint (5.14) is temporarily dropped and any violation on it will be xed later.
The restriction technique is applied to d(Gf , Ti) in the objective function (5.12). More
specically, we temporarily restrict the connection point for tree Ti at a node vi,c ∈ Ti.
Then, we can rst solve the following relaxed and restricted problem. The method of
xing violations on (5.14) and selection of connection nodes vi,c will be described later.
SGPRR :
Minimize
∑m
i=0 ωid
2(Gf , vi,c)− λd
2(Gf , G0) (5.16)
Subject to Gf ∈ Rf(Gc, G0, v0,c) (5.17)
Problem SGPRR is a constrained quadratic programming problem and can be solved
along x and y directions separately as in quadratic placement [75]. The feasible region
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Rf (Gc, G0, v0,c) is normally a rectangle and can be represented by its corner coordinates
(xmin, ymin) − (xmax, ymax). The location of gate G0 is at (x0, y0). The location of a
connection node vi,c is represented by (xi,c, yi,c). Then, the subproblem along x direction
becomes:
Minimize φ(xf) =
∑m
i=0 ωi(xf − xi,c)
2 − λ(xf − x0)
2
Subject to xmin ≤ xf ≤ xmax
If x˜f satises dφ(xf )dxf |xf=x˜f = 0 and xˆf = min(xmax,max(xmin, x˜f)), the above prob-
lem has an optimal solution at:
x∗f =


xmin :
d2φ(xf )
dx2
f
≤ 0, φ(xmin) ≤ φ(xmax)
xmax :
d2φ(xf )
dx2
f
≤ 0, φ(xmin) > φ(xmax)
xˆf : otherwise
(5.18)
The optimal solution along the y direction can be obtained similarly.
The overall algorithm for solving the spin-off gate placement problem SGP is sum-
marized in Figure 28. Initially, we approximate the connection points vi,c by the cen-
troid of each tree Ti as indicated by step 3 of Figure 28. If a Steiner tree Ti has nodes
Vi = {vi,0, vi,1, ...} including the source, sinks and Steiner nodes, then the x coordinate of
its centroid is simply the average value of x coordinates of all nodes in Vi. The y coor-
dinate of the centroid can be obtained similarly. After locations of the connection points
are found, an optimal solution of SGPRR can be obtained in step 4 as described above.
After the initial solution is found in step 4, the solution is rened iteratively starting from
step 5. At the beginning of each iteration which is step 6, the connection points vi,c are
updated according to the (xf , yf) obtained previously. Then, the solution can be rened
by running SGPRR at step 7. The constraint (5.14) is checked at step 8. If the solution
satises constraint (5.14), the algorithm is nished. Otherwise, the value of λ is increased
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Procedure: SpinoffGateP lacement(G0, T0, T )
Input: Gate G0 to be split
Fanout Steiner tree T0, critical sink v0,c ∈ T0
A set of fanin Steiner trees T = {T1, T2, ...Tm}
Output: Location (xf , yf) of spin-off gate Gf
1. Find feasible region Rf (Gc, G0, v0,c)
2. Initialize λ
3. vi,c ← centroid of Ti, i = 0, 1, ..., m
4. (xf , yf)← solve SGPRR
5. While (true)
6. vi,c ← closest connection on Ti to (xf , yf)
i = 0, 1, ..., m
7. (xf , yf)← solve SGPRR
8. If inequality (5.14) is satised
Return (xf , yf)
9. Else if (xf , yf) is at corner of Rf(Gc, G0, v0,c)
Return failure
10. Else λ = λ+ σ
Fig. 28. Main algorithm of spin-off gate placement.
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by a small positive value σ at step 10 and next iteration is started. Increasing the value of
λ may push the spin-off gate Gf farther away from gate G0 and may improve the chance
that constraint (5.14) is satised. If gate Gf is pushed to a corner of the feasible region and
constraint (5.14) is not satised yet, it is quite likely that there is no feasible solution and
the iterations terminate at step 9. It is not hard to see that this iterative procedure is similar
as Lagrangian relaxation and λ plays a role of Lagrangian multiplier.
F. Experimental Results
Our methodology and algorithm are tested on the ISCAS85 benchmark circuits with 180nm
technology. The circuit specications are listed in Table X. All timing related parameters of
the standard cells are extracted from HSPICE. The nominal wire resistance and capacitance
is 0.076Ω/µm and 0.118fF/µm, respectively. The experiments are performed on a Linux
platform with a 1.3 GHz Intel processor.
The initial placement is obtained from Cadence Silicon Ensemble. Initial Steiner
trees are constructed by using the C-Tree [72] software downloaded from GSRC Book-
shelf(http://dropzone.tamu.edu/cnsze/GSRC/ctree.html). Phase 1 gate selection and phase
2 spin-off gate placement algorithms are implemented in C++ by ourselves. The ECO
placement of phase 3 is also obtained from Cadence Silicon Ensemble. In phase 4, the
Steiner trees for the fanin nets of spin-off gates are constructed by C-Tree. Spin-off gates
are connected to their existing fanout Steiner tree through the shortest feasible route by our
own implementation in C++.
The nal timing results are estimated through Monte Carlo simulations. Variations
on gate length, power supply level and wire width are considered. These variations are
assumed to follow Gaussian distribution with standard deviations equal to 10% of their
nominal values. Spatial correlations among the variations are handled by the PCA(Principle
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Table X. Benchmark circuit specication.
Circuit # cells # nets
c432 160 196
c880 383 443
c1355 546 587
c1908 880 913
c2670 1269 1502
c3540 1669 1719
c5315 2307 2485
c6288 2416 2448
c7552 3513 3720
Component Analysis) method as in [64]. In applying the PCA method, the die area of each
circuit is tessellated into an 64 × 64 array of tiles.
Table XI. Experimental results.
Nominal delay (ps) Std deviation (ps) Timing yield Cell area (µm2) Wirelength (µm) d(G0, Gf )
Circuit Initial Split Initial Split Constraint Initial Split Initial Split Initial Split ave(tile) #split
c432 6094 5633 327 239 6100 28.8% 94.8% 7154 7222 5897 6570 8.4 16
c880 4250 4255 214 154 4440 66.8% 77.0% 16203 16291 15458 15872 3.6 23
c1355 4044 4086 335 288 4550 60.4% 62.8% 21831 21870 18197 18634 3.6 24
c1908 5412 5354 280 295 5800 82.6% 90.3% 40280 40415 29250 29829 3.0 40
c2670 5135 5131 297 249 5350 48.0% 60.6% 52215 52391 76117 76659 2.0 32
c3540 7491 7450 597 560 8100 57.2% 65.0% 68915 69109 64800 65441 1.4 41
c5315 6789 6751 412 392 7000 35.0% 50.6% 99601 99835 133848 134640 1.4 48
c6288 18912 18913 1528 1486 20500 69.6% 70.8% 96113 96132 60319 60710 0.7 62
c7552 6595 6519 339 318 7000 67.8% 74.4% 143136 143311 161401 162182 2.0 42
Average Decrease 1% Decrease 11% 59% 72% Increase 0.3% Increase 2.2%
To the best of our knowledge, there is no similar approach in previous works. Hence,
comparisons are made between the initial results and the results after our 4-phase gate
splitting method. The comparison results are shown in Table XI. The data of the maximal
nominal path delay are in column 2 and 3. Same as the observation in Section 2 and our
expectation, the inuence from our method to the nominal delay is usually small and is
only an average of 1% reduction.
The data in column 4 and 5 of Table XI are the standard deviations of the maximal
path delay variation. Except c1908, our method always reduces the standard deviations.
93
The magnitude of the reduction is often large when the distance d(G0, Gf) between the
original gate G0 and the spin-off gate Gf is large. The average distances in term of the
number of tiles are listed in column 13. For c432, the standard deviation is reduced by
27% from the gate splitting as the average distance is greater than 8 tiles. In contrast, the
standard deviation reduction for c6288 is only 3% since its average distance is less than
1. Normally, the distance d(G0, Gf) is constrained by the size and aspect ratio of feasible
regions. Overall, our method can reduce the standard deviation by 11% on average.
The timing yield results are shown in column 7 and 8 of Table XI. These data are
obtained based on the timing constraints in column 6. Occasionally, the improvement from
our method is insignicant due to tight feasible region constraints like in circuit c6288.
Otherwise, our method usually results in signicantly better timing yield than the initial
results. Our method can increase the timing yield from an average of 59% to an average of
72%.
The cost overhead of our method is very small in general. The increase on cell area
is at a negligible level of 0.3% and the increase on total wirelength is 2.2% on average.
Therefore, our approach is much more cost-effective than the work of [9] which increases
cell area by 20%. The numbers of split gates are in the rightmost column of Table XI. The
CPU time of each phase of our method and the total runtime are displayed in Table XII.
Usually, our method takes only a few seconds to complete.
G. Conclusion and Future Work
In order to cope with the threat of variation problems, we explore redundancy technique
which is a relatively new direction for variation tolerance. We show that distributed redun-
dancy can effectively reduce delay variability. The redundancy cost and short circuit risk
can be handled through a careful algorithm design for spin-off gate placement.
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Table XII. CPU time (sec).
Circuit Phase 1 Phase 2 Phase 3 Phase 4 Total
c432 0.01 0.013 1.0 0.15 1.18
c880 0.02 0.015 1.0 0.22 1.26
c1355 0.16 0.019 1.0 0.47 1.65
c1908 1.02 0.028 1.0 0.69 2.74
c2670 0.16 0.030 2.0 0.77 2.96
c3540 2.73 0.033 2.0 1.03 5.80
c5315 1.10 0.043 3.0 1.98 6.12
c6288 8.62 0.077 4.0 2.96 15.65
c7552 1.57 0.050 4.0 2.50 8.12
We believe our method is a complementary solution instead of a competing solution
to the statistical gate sizing approaches [8,54,55]. The proposed redundancy technique can
be enhanced if gate/wire sizing and Steiner tree construction algorithms for dual-driver nets
are available. A dual-driver net gate/wire sizing method can improve the performance/cost
ratio of the redundancy in a post processing. A dual-driver Steiner tree algorithm allows
more exibility on reducing wire cost and short circuit avoidance. These two problems will
be tackled in our future works.
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CHAPTER VI
CONCLUSION AND FUTURE WORK
In this disseration, we have explored several aspects of the exciting eld of VLSI physi-
cal design. Although we have studied only a few of the many chanllenging problems in
modern VLSI design, these problem (eg. coupling capacitance, antenna effect and process
variation) are real problems and urgently need to be resolved. In this chapter, we conclude
this disseration and summarize its contributions and future works.
In chapter II, a probabilistic crosstalk model is proposed to guide the coupling aware
layer assignment before track routing. The objective is to minimize the crosstalk risk, es-
pecially on critical nets. We have introduced a crosstalk bound analysis at layer assignment
which can quickly determine the criticality of each net, given its global route and crosstalk
tolerance. The work presented in chapter IV is also focused on layer assignment. There are
two major contributions from the work in chapter IV: (1) an improved probabilistic model
is suggested for early coupling estimation and prevention without performing track/detailed
routing. This improved model is tailored for SI (Signal Integrity) driven routing; (2) a hy-
brid layer assignment heuristic is proposed to handle both coupling aware timing and an-
tenna effect. The handling on antenna effect at layer assignment is based on a linear-time
optimal tree partitioning algorithm from [44]. A jumper insertion algorithm is also pre-
sented with proof of its optimality. Future work will include the support for current design
rule modeling of antenna effect, for instance, Partial Antenna Ratio (PAR) and Cumulative
Antenna Ratio (CAR). In addition, diode insertions can be considered simultaneously with
jumper insertions.
Moving forward from layer assignment, chapter III presented an algorithmic timing-
driven track router. Track routing can be considered as a high-level planning of the subse-
quent detailed routing and it can address the issue of coupling capacitance without dealing
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with the complicated design rules at detailed routing. We formulated the timing-driven
track routing as a sequential ordering problem (SOP), which is a well known graph prob-
lem. Our SOP formulation of the track routing considers both coupling induced delay and
wire detours simultaneously, where previous works merely considers to reduce the total
amount of coupling capacitance.
The last chapter explores a slight different direction - process variation, which is one of
the current buzzwords in VLSI design. A lot of works have been made to either analyze or
mitigate the effects of process variations. Our work aims to reduce the delay variation and
increase the timing yield. We have proposed techniques to use dual-driver and distributed
wire interconnects to mitigate the variational effects. A novel gate splitting and placement
methodology is also proposed. Both experimental results and HSPICE simulation showed
the effectiveness of our approaches. In future work, we would like to combine our gate
splitting and placment technique with gate sizing to furthur reduce variation and improve
timing yield.
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